€270m for RISC-V chiplets to build European exascale supercomputers
By Nick Flaherty, eeNews Europe
EuroHPC is to issue call next month for RISC-V chiplet projects in January with €270m of backing.
A Framework Partnership Agreement (FPA) aims to set up a long term partnership between the EuroHPC joint undertaking and a consortium of industry, research organisations and the institutions in High Performance Computing. This would drive a ‘strategic and ambitious R&D initiative contributing to the development of innovative HPC hardware and software technology based on the open RISC-V ecosystem’.
This will be followed by a plan to build and deploy exascale and post-exascale supercomputers based on the technology.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- BSC and Intel announce a joint laboratory for the development of future zettascale supercomputers
- Hewlett Packard Enterprise and SiPearl Partner to Develop HPC Solutions with European Processors and Accelerate Europe's Adoption of Exascale Supercomputers
- Ventana Micro Systems Inc. Announces Strategic Partnership With Intel for Broader Commercialization of Its High-Performance RISC-V Cores and Chiplets
- IAR Systems extends functional safety offering for RISC-V with leading build tools for Linux
- EPI EPAC1.0 RISC-V Test Chip Samples Delivered
Breaking News
- IAR Systems fully supports the brand-new Industrial-Grade PX5 RTOS
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- intoPIX to feature TicoXS FIP technology for premium 4K & 8K AVoIP wireless AV at ISE 2023
- Sevya joins TSMC Design Center Alliance
Most Popular
- Weebit Nano nears productisation, negotiating initial customer agreements
- Cadence Quantus FS Solution, a 3D Field Solver, Achieves Certification for Samsung Foundry's SF4, SF3E and SF3 Process Technologies
- Sevya joins TSMC Design Center Alliance
- Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design
- Open Compute Project Foundation and JEDEC Announce a New Collaboration