EDA Tools for Analog: Where Do I Go From Here?
By Majeed Ahmad, EETimes (January 12, 2023)
Just as analog IC design is evolving, so, too, are electronic design automation (EDA) tools as they evolve to keep up with the demanding verification needs of next-generation chips. However, while analog, mixed-signal, and RF design tools have continued to grow rapidly and have hit double-digit annual growth rates in recent years, they have not exploded in scope to parallel the range of tools for digital design.
“The key enabler of digital design automation has been the ability to use abstracted representations of standardized electronic components to synthesize and simulate designs,” said Laurie Balch, research director at Pedestal Research. “This is a well-established practice for digital design, but far more difficult for analog.” That’s because, by definition, analog operations cannot be represented as just zeros and ones, which permits greater design flexibility but also means greater analysis intricacy.
E-mail This Article | Printer-Friendly Page |
Related News
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024