ASICFPGA releases new ISP core supporting AXI4-Lite, AXI4-Stream, new AE, and new AWB
March 10, 2023 -- ASICFPGA has announced the release of a new ISP core and demo board that supports AXI4-Lite, AXI4-Stream interface, new AE, and new AWB. The ISP cores, which include the HDR, Star, and Pro versions, support Multiple Pixel Processing of 1, 2, or 4 pixels per clock. Additionally, the new core is capable of supporting 4Kp60 and 4Kp120 at the FPGA device.
Features of new ISP core:
Ad |
Image Signal Processor IP ![]() 5M pixel sensor support Image Signal Processing (ISP) IP ![]() UHD Image Signal Processing (ISP) Pipeline ![]() |
- Support for image sensors ranging from 256x256 to 8192x8192 in size, including 4Kp60 and 4Kp120
- Multiple pixel processing of 1, 2, or 4 pixels per clock
- Support for AXI4-Lite and AXI4-Stream interfaces
- Improved dynamic range with new AE of 17x15 windows and RGB Histograms
- Improved White balance with new AWB of 128x96 windows and Color temperature detection
- HDR processing for two/three multiple exposure images
- WDR (Shadow/Highlight compensation, back light compensation)
- Defect correction
- Lens shading correction
- High-quality interpolation
- New advanced 2D noise reduction and 3D Motion Adaptive noise reduction
- Color correction
- Gamma correction
- Edge enhancement
Feature of new demo board:
- Support Zynq UltraScale+ MPSoC ZCU104 Evaluation Kit
- Support for 4K HDMI output
- Support for Sony IMX585 image sensor with a size of 1/1.2 inches and 2.9um x 2.9um pixel size
- Capable of 4K resolution and 3 frames DOL-HDR at 30fps
- Capable of 4K resolution and 2 frames Clear HDR at 30fps
- Capable of normal mode at 4K resolution and 30/60fps
|
Related News
- Xylon Releases a Complete Multi-Channel HDR ISP IP Suite
- intoPIX releases a new range of 8K TICO-XS IP-cores supporting the JPEG XS standard
- DMP releases IP Core "ZIA ISP"
- Renesas Releases Major Update of Flexible Software Package Supporting RA Family of 32-Bit Arm Cortex-M Microcontrollers
- PCS Releases New 3GPP LTE Release 14-Compliant NB-IoT Transceiver IP Supporting High-Band and Low-Band Operation
Breaking News
- Interview: Aart de Geus on AI-driven EDA
- CXL Testing Leverages PCIe Expertise
- Blue Ocean Smart System Unveils Chiplet-Based Products Powered by VeriSilicon's High-Performance Processors
- POLYN Introduces VibroSense, Industry-First Application-Specific Vibration Pre-Processing Chip Design
- Renesas Expands RISC-V Embedded Processing Portfolio with New Voice-Control ASSP Solution
Most Popular
- Veriest Solutions Promotes Dusica Glisic to Vice President of Frontend Engineering
- Synopsys.ai Unveiled as Industry's First Full-Stack, AI-Driven EDA Suite for Chipmakers
- Report: Arm proposes change to IP royalty model
- eMemory and UMC Expand Low-Power Memory Solutions for AIoT and Mobile Markets with 22nm RRAM Qualification
- Mobiveil's PSRAM Controller IP Lets SoC Designers Leverage AP Memory's Xccela x8/x16 250 MHz PSRAM Memory
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |