English
CXL Testing Leverages PCIe Expertise
By Gary Hilson, EETimes (March 29, 2023)
Every open standard needs a robust ecosystem if it is to be widely adopted—and that includes testing and verification capabilities. Just as vendors have rallied around the rapidly evolving Compute Express Link (CXL) specification to announce a variety of products, so have players offering tools to help make sure these products perform reliably and play nice with each other.
Making CXL testing and verification legwork easier is the fact that the interconnect runs on the Peripheral Component Interconnect Express (PCIe) bus standard, which is both ubiquitous and well-understood. PCIe also provides the underlying foundation for the rather mature Non-Volatile Memory Express (NVMe) specification.
While there is a lot of validation involved with CXL for an SSD maker like Phison Electronics, there is nothing that’s substantially divergent from PCIe validation, Phison CTO Sebastien Jean said in an exclusive interview with EE Times.
About 80% of the firmware revolves around NAND management, he said, and then there’s about 20% that is a chunk of code that’s protocol-specific. “From our perspective, it really is just another interface.”
The process of embracing CXL is figuring out what an SSD has to do so it can service memory read and write requests, Jean said.
Once you get past the protocol, it’s all about NAND management, which must be married to CXL in the back end. Servicing PCIe commands involves following a strict order in which commands are processed—typically when they’re received, he said. “But if you’re going through sufficiently complex topology, there are cases where certain commands are allowed to pass others, and those rules are very strict.”
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Intel Launches Agilex 7 FPGAs with R-Tile, First FPGA with PCIe 5.0 and CXL Capabilities
- Analog Bits to Demonstrates Low Latency PCIe/CXL Gen 5 on Samsung 8nm at SAFE Forum 2021
- Silex Insight extends their AES-GCM Crypto Engine offering by introducing an ultra-low latency version for PCI Express 5.0 and Compute Express Link 2.0
- Alphawave and PLDA Announce a Collaboration to Create Tightly-Integrated Controller and PHY IP Solutions for Interconnects Including PCIe 5.0, CXL and PCIe 6.0
- PLDA Announces Robust Verification Toolset, Increasing Design Accuracy and Reducing Time-to-Production for Next Generation SoCs with CXL, PCIe 6.0 or Gen-Z Interconnect
Breaking News
- VeriSilicon Obtained Bluetooth 5.3 Certification for Its Complete Bluetooth Low Energy Solution
- UMC Reports Sales for May 2023
- Actions Technology Partners with PUFsecurity to Secure Wireless Bluetooth and IoT Applications
- Marquee Semiconductor Acquires Semikunn Technology Services, Expanding Design Services Portfolio
- GlobalFoundries and STMicroelectronics Finalize Agreement for New 300mm Semiconductor Manufacturing Facility in France
Most Popular
- Are Chiplets Enough to Save Moore's Law?
- GlobalFoundries and STMicroelectronics Finalize Agreement for New 300mm Semiconductor Manufacturing Facility in France
- Consortium's Move Will Boost RISC-V Ecosystem, Thankfully
- Andes Technology Showcases Pioneering RISC-V CPU IP Solutions at RISC-V Summit Europe
- Microchip Slashes Time to Innovation with Industry's Most Power-Efficient Mid-Range FPGA Industrial Edge Stack, More Core Library IP and Conversion Tools