MIPI C-PHY v2.0 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (N5, N3E, N3P)
Attopsemi's Revolutionary I-fuse® OTP Silicon-Proven on FinFET Technology
Hsinchu, Taiwan – April 25, 2023 -- Attopsemi, a provider of cutting-edge One-Time Programmable (OTP) IP solutions, is excited to announce successful silicon proven of I-fuse® to 12nm FinFET processes using metal as fuse material. With this breakthrough, Attopsemi’s OTP now can support a complete portfolio of process technologies from mature nodes to high-K metal gate and FinFET technologies without extra mask or Boolean masking operations. This compelling OTP solution migrated to 12nm keep all I-fuse®’s key ingredients, such as high reliability, extremely compact size of 4K bits is less than 0.02 mm2, and low programming voltages ranging from 1.7V to 2.5V without charge pumps.
Different from eFuse, Attopsemi’s revolutionary I-fuse® technologies are to program the I-fuse® below an explosive point so that the electromigration (EM) can be the sole program mechanism, which leads to high reliability according to physics. Using metal interconnect as I-fuse® can be an ideal material for electromigration since the metal width and height can be scaled following Moore’s laws. So can the I-fuse® programming current and IP size. Benefitting from this scalability, metal I-fuse® revolutionizes the ways in OTP.
Attopsemi will expand its metal I-fuse® IPs to more advanced processes from 12nm to 7nm, 5nm, 3nm, and nodes beyond. Integrating metal I-fuse® into these advanced nodes will enable applications across various domains, such as Wi-Fi connectivity, IoT, and MCU, which demand small, reliable, low-voltage and low current programming. This technology promises to impact significantly the ways OTP used in the semiconductor communities
"We are thrilled to announce the successful silicon proven of our I-fuse® IP on 12nm process," said Shine Chung, Chairman of Attopsemi. "This groundbreaking achievement demonstrates our commitments to deliver leading-edge OTP IP solutions to meet the highest standards of performance and reliability. With our new I-fuse® technology, we keep our promise to offer the smallest size and competitive spec of OTP IP on the FinFET technologies, making it the optimal choice for those seeking superior performance and efficiency in their products."
Attopsemi has made significant strides in its mission to provide I-fuse® OTP technologies with lowest cost and highest performance advantages - its rapid growth is a testament to its potential, which is now ready for deployment in more foundries.
|
Attopsemi Technology Hot IP
1x64 Bits OTP (One-Time Programmable) IP, Globa-Foundr--- 22nmFDX 0.8V/1.8V Proc ...
32x8 Bits OTP (One-Time Programmable) IP, TSM- 0.18μm Mixed-Signal 1.8V/3.3V Pr ...
512x8 Bits OTP (One-Time Programmable) IP, GLOBA-FOUNDR--- 0.13um BCD 1.5V/5V Pr ...
4Kx8 Bits OTP (One-Time Programmable) IP, TSM- 0.18µm 1.8V/5V Mixed-Signal Proc ...
Related News
- Attopsemi Expands its Proven I-fuse® OTP Portfolio on X-FAB's 180nm Platform
- Attopsemi's I-fuse OTP IP Embedded into NJR's Products
- Attopsemi's I-fuse OTP IP Qualified and Available on GLOBALFOUNDRIES 22FDX FD-SOI Platform
- Attopsemi's I-fuse OTP IP Embedded into Melexis' Sensor ICs In Mass Production
- Attopsemi's I-fuse OTP Passed 3 lots of HTS and HTOL Qualification for 1,000hr on GLOBALFOUNDRIES 22FDX FD-SOI Technology
Breaking News
- Crypto Quantique publishes independent cetome analysis on streamlining CRA compliance with the QuarkLink security platform
- DVB-S2X Wideband LDPC/ BCH Encoder FEC IP Core Available For Licensing and Integration From Global IP Core
- Alphawave Semi Delivers Foundational AI Platform IP for Scale-Up and Scale-Out Networks
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
Most Popular
- BrainChip Gives the Edge to Search and Rescue Operations
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- ASML targeted in latest round of US tariffs
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |