LC3plus audio codec optimized for ARM®, RISC-V, HI-FI & Kalimba™ DSPs for Bluetooth® LE Audio are available for Immediate Licensing
May 8, 2023 – T2M-IP, a leading provider of wireless communication technologies, is proud to announce the availability of our partners LC3plus audio codec highly optimized for ARM®, RISC-V, Cadence® HI-FI & Qualcomm® Kalimba™ DSPs.
The LC3plus audio codec is a highly optimized and highly efficient audio codec introduced for Bluetooth LE Audio, DECT and VoIP that dramatically improves streaming audio quality, reduces power, improves bandwidth and delivers ultra-low latency down to 5ms. The LC3plus audio codec has also received the Hi-Res Audio Wireless certification logo issued by the Japan Audio Society (JAS) for its ability to reproduce 40KHz frequencies when running at 96KHz with 24bit samples.
Our LC3plus and LC3 audio codecs are fixed point production proven implementations supporting all mandatory and optional features, highly optimized for ARM, RISC-V, Cadence HI-FI & Qualcomm Kalimba DSPs and can be ported to other DSPs or CPUs on request.
T2M-IP provides a comprehensive range of Bluetooth IP cores in leading fab/node combinations to enable semiconductor or ASIC companies to develop ultra-low cost, low power SoCs for audio applications from high performance TWS earbuds to ultra long battery life IOT applications. These semiconductor IP blocks include Bluetooth Dual-mode v5.3 RF Transceiver IP Cores , BLE v5.3 / 15.4 RF Transceiver IP Cores (0.5mm2) , BLE v5.3 Controller Link Layer IP, Bluetooth Dualmode v5.3 SW Stack & Profiles, BLE v5.3 SW Stack & Profiles, Bluetooth Dual mode v5.3 Controller Link Layer IP,BLE/15.4 Concurrent Controller Link Layer, as well as ZigBee MAC & Protocol Stack SW. High-Accuracy Distance Measurement (HADM) is under development and will be available towards the end of the year.
For further information on licensing options, deliverables, and pricing please drop a request.
About T2M-IP: T2M-IP is the global independent semiconductor technology expert, supplying complex semiconductor IP Cores, Software, KGD, and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB, and Satellite SoCs. For more information, please visit: www.t-2-m.com
|
T2M Hot IP
Bluetooth Dual Mode v5.3 / IEEE 15.4 PHY/RF IP in TSMC22nm ULP
GNSS Ultra low power (GPS, Galileo, GLONASS, Beidou3, QZSS, IRNSS, SBAS) Digital ...
USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 28HPC+
DVB-S2X WideBand Demodulator & Decoder IP (Silicon Proven)
MIPI D-PHY Tx IP, Silicon Proven in TSMC 22ULP
Related News
- LC3 for Bluetooth LE Audio Now Available for Cadence Tensilica HiFi DSPs
- LC3plus audio codec for various Audio Application Is Available for Immediate Licensing!!
- Sensory's New TrulyHandsfree 3.0 Speaker Verification and Speaker Identification Optimized Port Available on Tensilica HiFi Audio/Voice DSPs
- Tensilica Enables New Bluetooth Devices with the SBC Decoder and Encoder on Its HiFi 2 Optimized Audio DSP
- Bluetooth Dual Mode v5.3 RF Transceiver IP Cores in 22nm, 40nm, 55nm is Available for Immediate Licensing for TWS, Audio Chipsets and Automotive Applications
Breaking News
- Q2 Revenue for Top 10 Global IC Houses Surges by 12.5% as Q3 on Pace to Set New Record, Says TrendForce
- Analog Bits to Join Intel Foundry Services Chip Design Ecosystem Expanding 3nm IP Offerings
- Rambus MACsec-IP-361 is Certified ASIL-B Ready
- Cadence Advances Hyperscale SoC Design with Expanded IP Portfolio for TSMC N3E Process Featuring Next-Generation 224G-LR SerDes IP
- U.S. Government Awards GlobalFoundries New $3.1 Billion, 10-Year Contract for Secure Chip Manufacturing
Most Popular
- Nordic combines Arm and RISC-V for "remarkable" EEMBC benchmarks
- Cadence to Acquire Intrinsix Corporation from CEVA
- Intel launches compact RISC-V Nios processor core
- ADTechnology and BOS Semiconductor Collaborate to develop 5nm automotive semiconductors
- SMIC Well on Its Way to 5-nm Breakthrough, Observers Say
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |