Xiphera extends its Transport Layer Security product family
Xiphera’s TLS products are compact in size and can be used even in resource constrained devices.
June 1, 2023 -- Xiphera extends its Transport Layer Security (TLS) product family with new client and server IP cores for FPGA and ASIC circuits, introducing TLS 1.3 server side functionalities and wider feature coverage of TLS 1.3.
Related |
TLS 1.3 Client IP Core ![]() |
TLS is used for securing communication from eavesdropping or manipulation in a large variety of different applications, including secure web browsing as well as machine-to-machine communication protocols. The TLS protocol is based on symmetric and asymmetric cryptography and digital certificates.
High performance with first-grade security
Xiphera’s TLS product family implements both end-points of a TLS 1.3 session in a hardware-only approach. The entire TLS stack, including TLS handshake and related key management, is implemented inside an IP core, the session keys being never visible outside the core. Xiphera TLS products provide throughputs from a few Gbps up to several tens of Gbps. Despite the rich feature set, Xiphera’s TLS products are compact in size and can be used even in resource constrained devices.
“The extension of our TLS offering allows our customers to have more feature-rich TLS solutions for both client and server ends of TLS.” says Kimmo Järvinen, Co-founder and CTO of Xiphera. “Xiphera’s TLS cores combine high performance with first-grade security thanks to the isolation of all cryptographic computations and session key management from the rest of the system.”
For more information about Xiphera’s TLS solutions, visit the product family page here.
|
Xiphera Ltd. Hot IP
Related News
- Xiphera announces FPGA-based TLS 1.3 IP core for mission-critical applications
- ARC Extends its Security Software with Secured Socket Layer and Secured Socket Shell Protocols and Hardware Accelerated Encryption
- Dilithium core complements Xiphera's xQlave® family of post-quantum cryptography
- Xiphera announces the first IP core for the quantum-secure xQlave™ product family
- Digital Blocks DMA Controller Verilog IP Core Family Extends Leadership with enhancements to AXI4 Memory Map and Streaming Interfaces
Breaking News
- Intel Announces Intent to Operate Programmable Solutions Group (PSG) as Standalone Business
- CEA and Siemens collaborate on research to expand applications of Digital Twin for industry
- BrainChip Makes Second-Generation Akida Platform Available to Advance State of Edge AI Solutions
- Tachyum Books Purchase Order to Build System with 25,000x ChatGPT4 Capacity and 25x Faster than Current Supercomputers
- Semidynamics and SignatureIP create a fully tested RISC-V multi-core environment and CHI interconnect
Most Popular
- Nanusens technology is key to enabling AI to be smarter
- M31 Announces Low-Power IP Solutions for TSMC's N12e Process
- China Gears Up for Chip Dumping, Ex-DoC Official Says
- Semidynamics and SignatureIP create a fully tested RISC-V multi-core environment and CHI interconnect
- How the Worlds of Chiplets and Packaging Intertwine
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |