Chiplets advancing one design breakthrough at a time
By Majeed Ahmad, EDN (June 13, 2023)
What’s the state of chiplet technology today? As the cost advantages of silicon process scaling driven by Moore’s law start to dwindle, will the chiplet approach replace system-on-chip (SoC) designs with multi-die heterogeneous implementations? Are small steps toward implementing chiplet technology sufficient for this landmark semiconductor industry undertaking?
There is no simple answer to these questions yet. But one thing is clear: multi-die architectures are becoming increasingly critical in handling the needs of compute-intensive applications in data centers, cloud computing, and generative artificial intelligence (AI), technologies that require large amounts of memory and fast inter-chip communications.
Then there are automotive and gaming applications that mandate much more reliable and cost-effective solutions than what the current advanced packaging solutions can offer. So, where do the high-performance and highly scalable multi-die architectures for compute-intensive applications actually stand?
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- CEA-Leti Presents High-Performance Processor Breakthrough With Active Interposer and 3D Stacked Chiplets at ISSCC 2020
- OTOY and Imagination unveil breakthrough PowerVR Ray Tracing hardware platform for cinematic real time rendering
- Imagination and Unity partner to bring Imagination's breakthrough ray tracing technology to real time, interactive games
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- Movellus and RTX's SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation