The Future of Mobility: Fraunhofer IPMS drives the Revolution in Vehicle Architecture
July 13, 2023 -- The vehicles of the future will be automated and networked to drive autonomously in road traffic and to relieve the driver. This requires new vehicle architectures and high-performance components. The Fraunhofer IPMS is working on various research projects to create the necessary conditions.
Automated connected driving is leading to an explosion in bandwidth and computing requirements in vehicles. To cope with this, zonal arrangements with zone gateways and central computers and a corresponding networking play a key role in the vehicle's E/E architecture. Another goal of this architecture is to reduce weight-intensive wiring and the number of ECUs. This demands an in-car backbone that meets latency, quality of service (QoS) and bandwidth requirements. Automotive Ethernet TSN promises to be a solution to these challenges.
Related |
TSN Ethernet Endpoint Controller |
"The development of new network architectures and associated components that meet the enormous requirements for computing power, bandwidth, and complexity in a scalable manner will make a decisive contribution to the future viability of the German automotive industry," says Dr. Frank Deicke, Division Director Data Communication and Computing at Fraunhofer IPMS. "With its expertise in automotive Ethernet, Fraunhofer IPMS supports TSN in various research projects in which TSN components are being developed to meet future requirements."
The “Verano” project focuses on the development of distributed and efficient data processing using AI methods for radar networks in fully automated vehicles. The aim is to optimize the computing load and the development of an AI-controlled radar sensor network using sustainable communication technologies in line with climate protection goals. In a zone architecture, the radar sensor nodes and zone gateways will be networked with the high-performance computers in the vehicle using Ethernet TSN. In the project, the institute will develop new concepts for demand-driven TSN networks based on existing TSN IP cores with a focus on real-time, very low latency, low jitter, determinism, high data rates (10GBit/s), redundancy and functional safety (ISO26262).
The "CECAS" research project is developing an automotive supercomputing platform for automated driving. The consortium is designing processors, interfaces and system architectures for this purpose. Fraunhofer IPMS contributes to the definition of the requirements for the overall system, especially in the area of vehicle networking, and contributes its expertise in Ethernet TSN communication networks. The institute designs and analyzes new TSN network technologies with data rates up to 50Gbit/s and develops automotive communication controllers for use in ASIC & FPGA systems.
About Fraunhofer IPMS
The Fraunhofer Institute for Photonic Microsystems IPMS stands for applied research and development in the fields of smart industrial solutions and manufacturing, medical technology and health, and mobility. Research focuses on miniaturized sensors and actuators, integrated circuits, wireless and wired data communication, and customized MEMS systems.
The institute has been developing automotive IP cores for more than 20 years. The CAN IP core covers the CAN 2.0, CAN FD and CAN XL standards. For automotive Ethernet, IPMS offers comprehensive solutions such as a low-latency Ethernet MAC core and a TSN IP core family. The EMSA5-FS, a RISC-V ISA-based processor IP core, was developed for 32-bit real-time applications. A special focus is on the development of safety-critical electronic systems according to ISO 26262. Many of the Fraunhofer IPMS IP cores are pre-certified ASIL-D ready and thus significantly shorten the development and approval process of the complete system.
|
Related News
- Fraunhofer IPMS presents TSN IP core designs with low latency for automotive on-board networks
- MIPI Alliance Releases A-PHY v2.0, Doubling Maximum Data Rate of Automotive SerDes Interface To Enable Emerging Vehicle Architectures
- intoPIX Pre-Releases New JPEG XS IP-Cores & SDK with Master and Proxy Encoding at IBC 2024
- intoPIX Solutions Tackle the Biggest Challenges in Automotive Imaging at ADAS & Autonomous Vehicle Expo 2024
- Fraunhofer IPMS remains important research partner for GlobalFoundries Dresden
Breaking News
- Silicon industry veteran Oreste Donzella joins Sondrel board as Non-Executive Director
- Powering the NVM and Embedded Chip Security Technologies
- BOS and Tenstorrent Unveil Eagle-N, Industry's First Automotive AI Accelerator Chiplet SoC
- BBright Expands Ultra HD Capabilities with intoPIX JPEG XS Technology in its V2.2 Decoder Platform
- Jmem Tek and Andes Technology Partner on the World' s First Quantum-Secure RISC-V Chip
Most Popular
- MosChip selects Cadence tools for the design of HPC Processor “AUM” for C-DAC
- Cadence and Rapidus Collaborate on Leading-Edge 2nm Semiconductor Solutions for AI and HPC Applications
- Quobly announces key milestone for fault-tolerant quantum computing
- Synopsys Announces Industry's First Ultra Ethernet and UALink IP Solutions to Connect Massive AI Accelerator Clusters
- Alphawave IP - Announcement regarding leadership transition
E-mail This Article | Printer-Friendly Page |