Xelic Launches Networking Core Offerings
April 18, 2003 – Xelic today announced standards based networking core offerings for ATM, GFP, POS, SONET/SDH, Digital Wrapper (G.709) in the telecommunications sector. These cores implement a flexible configuration architecture to allow for variable bus widths and data rates. Digital Wrapper cores are available for data rates of 2.5Gb/s (OTU1), 10GB/s (OTU2), and 40Gb/s (OTU3). SONET/SDH cores support data rates from 155Mb/s (OC-3) to 40Gb/s (OC-768). ATM, POS, and GFP processor cores provide various payload type mapping options. This initial launch is the first phase in Xelic's roadmap to provide reliable standards based cores to customers.
|
Related News
- Xelic Announces Availability of 40G Enhanced Forward Error Correction Core for Optical Transport Networking Applications
- AVnu Alliance Launches to Advance Quality of Experience for Networked Audio and Video
- Lantronix Launches Family of Turnkey Networking System-on-Chip Coprocessors for High-Volume, Low-Cost Products
- Luminary Micro Launches 27 Stellaris Microcontrollers Including the First Offering of Real- Time Networking with the ARM Cortex-M3 Processor
- Xelic Announces Family of SONET/SDH Transport Processor Cores for Integration into FPGA or ASIC Networking Applications
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |