55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
oneNav's Patented pureL5 GNSS Solution Proven in Silicon
Single chip ASIC performs the world’s first live location fixes using only L5-band signals
Sunnyvale, California, 4 August 2023 -- oneNav, developer of the only commercial GNSS receiver to use signals solely in the L5 band, announced a customer chip is successfully producing location information in continuous tracking mode with live L5-band signals from GPS, Galileo, and BeiDou. oneNav further proudly announced that the USPTO has granted the company U.S. Patent 11,686,855, “Modernized Global Navigation Satellite System (GNSS) Receivers and Commercially Viable Consumer Grade GNSS Receiver.”
Ad |
Combined GNSS/TV/FM multi-frequency receiver GNSS Software Receiver (GPS, Galileo, GLONASS, Beidou3, QZSS, SBAS) IP |
Steve Poizner, oneNav’s co-Founder and CEO noted, “when we began oneNav four years ago, no one thought direct acquisition of L5-band signals even was possible. Now we’re demonstrating it on a customer’s chip! The grant of our first patent confirms the uniqueness of our intellectual property and further supports our hypothesis that single-frequency L5 is the next generation of GNSS receivers.”
About oneNav
oneNav is pioneering high performance, low power positioning for location-dependent mobile services. The oneNav team comprises top GNSS experts from Qualcomm, Apple, Intel, SnapTrack, SiRF, Trimble and eRide with decades of GNSS and mobile industry experience. The team has expertise in GNSS system architecture, multipath mitigation, signal processing, ASIC design and AI/machine learning, and collectively has filed over 300 career GNSS patents. To learn more, please visit www.onenav.ai.
|
Related News
- oneNav Announces pureL5 GNSS Digital IP Core and Customer Evaluation System - World's First Single Frequency L5 GNSS Receiver
- Flex Logix and DARPA Expand Partnership with the Addition of Silicon Proven EFLX eFPGA in 12 and 16 nm Process Technologies for DARPA's Toolbox Initiative
- TSMC 12FFC silicon proven SERDES Phy IPs' for HDMI 2.1, PCIe Gen5, DDR4, USB 4 & MIPI Interfaces available immediately for your next SoC
- Innosilicon Announces silicon proven and mass production of the World First Silicon Proven Commercial GDDR6 IP on Samsung's 14LPP Process
- INNOSILICON Announce the World's First GF14nm DDR4/LPDDR4 PHY &Controller IP Silicon Proven
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |