CAST adds Ascon Lightweight Encryption Engine to Security IP Cores Line
The new core is one of the smallest and fastest Ascon hardware cryptographic engines available for ASICs and FPGAs
Woodcliff Lake, New Jersey — September 11, 2023 — Semiconductor intellectual property provider CAST today announced the availability of an ASIC and FPGA IP core that implements the Ascon lightweight encryption standard recently adopted by the National Institute of Standards and Technology (NIST).
The new ASCON-F Ascon Authenticated Encryption & Hashing Engine core provides a competitively small and fast hardware engine for the lightweight security functions detailed in the Ascon v1.2 specification. Its lean standard version supports Ascon-128 and -128a, the primary AEAD (authenticated encryption with associated data) cryptographic functions. It also supports Ascon-Hash and -Hasha, the algorithm’s primary hash functions. Support for Ascon-80pq, Ascon-Xof, and Ascon-Xofa is also available when designers require these. The company will extend the core for additional Ascon algorithms when they are added to the standard.
The core’s lightweight security functions use minimal resources while adequately protecting miniature and short-lived devices. Applications include embedded medical devices, intelligent lightbulbs, and RFID tags; these need some security but don’t need protection from quantum computing or other severe attacks.
“With security consciousness growing worldwide, our encryption core customers have been asking for a way to build protection into edge devices and other products where the hardware resources for AES or SHA just aren’t available,” said Newton Abdalla, security product manager for CAST. “Ascon gives them the ideal security/hardware trade-off, plus this new core offers some of the best Ascon performance per silicon area available today.”
Engineered by long-time partner Ocean Logic, the new ASCON-F core requires approximately 11,000 ASIC gates and can run at more than 2 GHz in modern ASIC technologies. Its throughput is remarkably high, processing for example Ascon-128a at 16 bits/cycle. Also available for FPGAs, it typically uses just 1,200 LUTs or ALMs and runs at 500 MHz on mid-range devices from popular FPGA providers.
The new ASCON-F IP core is available now. It joins the security primitives CAST has already shipped to hundreds of customers, including multiple NIST-certified AES encryption and decryption cores, SHA hashing engines, and more. Visit the website or contact CAST Sales (info@cast-inc.com) for more information.
About CAST
Computer Aided Software Technologies, Inc. (CAST) is a silicon IP provider founded in 1993 and celebrating its 30th anniversary this year. CAST’s ASIC and FPGA IP product line includes microcontrollers and processors; compression engines for data, images, and video; interfaces for automotive, aerospace, and other applications; various common peripheral devices; and comprehensive SoC security modules. All conform to CAST’s strict quality standards for design, verification, and productization. Together with CAST’s responsive technical support, this ensures that designers using IP from CAST enjoy A Better IP Experience. Learn more by visiting www.cast-inc.com.
|
CAST, Inc. Hot IP
Related News
- CAST Adds I3C Secondary Controller Core to MIPI IP Product Line
- Xiphera adds lightweight cryptography to its stream cipher portfolio
- CAST Adds Video and Image Processing Cores to Compression IP Product Line
- CAST Deciphers Security System Design Challenges with New AES Encryption IP
- CAST Adds Ethernet MAC, 64-Bit PCI, and CAN Controller to Line of General Purpose IP Cores
Breaking News
- September foundry sales: a tale of differing fortunes
- Exclusive Interview: Antti Rauhala Discusses CoreHW's CHW3021 Radio Front-End IC
- SEMIFIVE Extends Partnership with Arm to Advance AI and HPC SoC Platforms
- DisplayPort Rx PHY and Controller IP Cores in multiple Leading Technology Nodes for Next-Generation Video SoCs
- SEMIFIVE Concluded Mass Production Contract for AI Chip with HyperAccel
Most Popular
- Intel, TSMC to detail 2nm processes at IEDM
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Efabless Unveils New Custom Chip Platform Designed for Edge ML Products
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- SensiML Expands Platform Support to Include the RISC-V Architecture
E-mail This Article | Printer-Friendly Page |