English
Nordic combines Arm and RISC-V for "remarkable" EEMBC benchmarks
By Steve Bush, ElectronicsWeekly (September 20, 2023)
Nordic Semiconductor has announced EEMBC benchmarks for its forthcoming multi-protocol nRF54H20 wireless microcontroller, which combines multiple Arm Cortex-M33 processors and multiple RISC-V coprocessors “optimised for specific types of workloads”, it said, adding that developers will be able to dynamically change between configurations for processing ability or energy efficiency.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with releases for core DMA Engines in RISC-V® & ARM® Systems and Peripherals to Memory Applications
- Five Leading Semiconductor Industry Players Incorporate New Company, Quintauris, to Drive RISC-V Ecosystem Forward
- Leading Semiconductor Industry Players Join Forces to Accelerate RISC-V
- The industry's first RISC-V IoT security chip, "Towngas Chip", had sold over 1,000,000 pieces
- LC3plus audio codec optimized for ARM®, RISC-V, HI-FI & Kalimba™ DSPs for Bluetooth® LE Audio are available for Immediate Licensing
Breaking News
- CAN FD Controller & LIN 2.1 Controller IP Cores, Available for Immediate Licensing with Proven Automotive Compatibility
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- TSMC plans 1.6nm process for 2026
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process