How the Worlds of Chiplets and Packaging Intertwine
By Majeed Ahmad, EETimes (September 26, 2023)
Chiplets mark a new era of semiconductor innovation, and packaging is an intrinsic part of this ambitious design undertaking. However, while chiplet and packaging technologies work hand in hand to redefine the possibilities of chip integration, this technological tie-up isn’t that simple and straightforward.
In chip packaging, the bare chip die is encapsulated in a supporting case with electrical contacts. The case protects the bare die from physical harm and corrosion and connects the chip to a PCB. This form of chip packaging has existed for decades.
E-mail This Article | Printer-Friendly Page |
Related News
- ARM pushes chiplets and 3D packaging for Neoverse chips
- After TSMC fab in Japan, advanced packaging facility is next
- Intel Foundry Services Head Sees Advanced Packaging as "On Ramp" to Growth
- YorChip announces partnership with Digitho for enabling Secure Chiplets
- Eliyan Sets New Standard for Chiplet Interconnect Performance with Latest PHY Delivering Data Rate of 64Gbps on 3nm Process Using Standard Packaging
Breaking News
- Packetcraft Delivers Bluetooth Software Enabling Channel Sounding to Early Access Licensees
- QuickLogic Releases Aurora 2.6 with Expanded Operating System Support and Up to 15% Faster Performance
- Rapid Silicon Introduces Revolutionary Rapid eFPGA Configurator for Hassle Free Embedded FPGA Evaluation
- Silvaco Announces Launch of Initial Public Offering
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game