Platform supports assertions in software and hardware
![]() |
Platform supports assertions in software and hardware
By Richard Goering, EE Times
May 9, 2003 (4:02 p.m. EST)
URL: http://www.eetimes.com/story/OEG20030509S0041
SANTA CRUZ, Calif. Aldec Inc. has announced that its Riviera-IPT verification platform supports assertions in both software and hardware-assisted simulation, promising a speedup of 10 to 50 fold over traditional simulation. Riviera-IPT accepts VHDL, Verilog, and SystemC, and claims to accommodate up to 12 million FPGA gates or 3 million ASIC gates. Riviera-IPT offers both a software simulator and an accelerator. The Aldec assertion compiler produces RTL module checkers that are added to the synthesizable portions of the design. Riviera-IPT can then use these assertion checks at the behavioral level in the software simulator, and at the structural level in the hardware accelerator. The hardware-based assertion monitors consist of two parts: logical sequence of signals to be observed, and the desired response when the assertion violation is detected. Once implemented and verified, assertions ca n remain as part of the final design and used as real-time protocol checkers for detecting violations during normal device operation. With Riviera-IPT, designers verify one block at a time, first running software simulation and then synthesizing the block into the accelerator's FPGA hardware board. Other portions of the design can stay in the software simulator. Ultimately, most of the design blocks, including assertions, will reside in hardware, while behavioral testbench and SystemC constructs stay in software, according to Aldec. Riviera-IPT is available today for Unix, Linux, and Windows environments starting at $128,000.
Related News
- New Integration Between SpaceStudio Hardware Software Co-design and European Space Agency’s TASTE Tool Set
- Space Codesign Introduces the First Virtual Platform Technology Supporting Hardware/Software Codesign for FPGA Based on ARM Cortex-A9
- Mentor Graphics Announces Common Embedded Software Development Platform for any Stage of Development from Virtual Prototypes to Hardware Emulation and Boards
- NEC Electronics and KPIT Cummins Collaborate on New AUTOSAR 3.0-Compatible Solution
- Hardware-independent Bluetooth software offers easy-to-integrate platform for Purple Labs
Breaking News
- IAR Systems fully supports the brand-new Industrial-Grade PX5 RTOS
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- intoPIX to feature TicoXS FIP technology for premium 4K & 8K AVoIP wireless AV at ISE 2023
- Sevya joins TSMC Design Center Alliance
Most Popular
- Weebit Nano nears productisation, negotiating initial customer agreements
- Cadence Quantus FS Solution, a 3D Field Solver, Achieves Certification for Samsung Foundry's SF4, SF3E and SF3 Process Technologies
- Sevya joins TSMC Design Center Alliance
- Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design
- Open Compute Project Foundation and JEDEC Announce a New Collaboration
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |