'Synthesis engines' roll out to speed PLL design
Update: Barcelona has been bought by Synopsys
'Synthesis engines' roll out to speed PLL design
By Stephan Ohr, EE Times
May 12, 2003 (1:55 p.m. EST)
URL: http://www.eetimes.com/story/OEG20030512S0036
San Francisco - Barcelona Design Inc. believes it has cracked the formula for the rapid design of phase-locked loops with the development of synthesis "engines" that will generate PLLs for 0.15-micron, 0.13-micron and 90-nanometer CMOS processes. The devices can be optimized for low-jitter performance in a matter of hours, said Navraj Nandra, director of applications engineering at Barcelona (Newark, Calif.).
A multiyear, multimillion-dollar agreement with Matsushita Electric Industrial Co. Ltd., announced last week, confirms Barcelona's ability to synthesize PLLs for applications. Under the terms of their agreement, Barcelona will port two of its synthesis engines to Matsushita's CMOS processes and will also supply several instances of PLL intellectual property (IP).
The Barcelona synthesis engines include a clock generator, named Miro, after the Spanish painter Joan Miro, and a topology platform, called Prado, after the Madrid art muse um. As a builder of serial-ATA and digital video interface devices, Matsushita "consumes a large number of PLLs," Nandra said.
For these applications, the PLL inputs can vary from 1 to 25 MHz and from 1 to 150 MHz. On-board voltage-controlled oscillators can range from 200 MHz to 2 GHz, Nandra said. A low-frequency PLL-useful for computer graphics, DVD screen synchronization and mobile-phone displays-uses a 15-kHz to 250-kHz VCO.
The PLLs can be optimized for low jitter, low power consumption and a wide range of operating frequencies, Nandra said. They are also tweaked to yield well over a variety of process, temperature and voltage corners. This will likely meet the majority of Matsushita's clock-generation and synchronization PLL requirements over the next several years, he claimed, and represents a radical change in how Matsushita creates PLLs for its system-on-chip projects.
"Why build an inventory if you can create fresh IP?" Nandra asked.
In a prepared statement, Yutaka Katabe, group manager of Matsushita's System LSI Technology Development Center, suggested that Barcelona's synthesis tools reduce PLL development time to a matter of hours. "It will have a major impact on our analog productivity, as well as the deployment of our designers to high-value projects," Katabe said.
Barcelona Design has shifted its emphasis over the years from online synthesis tools to analog IP and fields a catalog that includes op amps and RF circuits. The company was founded in 1999 and is financed by Sequoia Capital, Foundation Capital and Crosslink Capital.
|
Related News
- Silicon Creations Successfully Tapes Out Complex RF Chip Using Simucad's Complete RF Tool Flow
- Matsushita Makes Strategic Shift to Analog Synthesis with Barcelona PLL Engines
- England's ClearSpeed to roll out network-processor IP core next week
- GUC Taped Out UCIe 32G IP using TSMC's 3nm and CoWoS Technology
- Bluespec's Accelerate-HLS Leverages RISC-V to Simplify and Speed the Development of HLS Applications
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |