NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
AMIQ EDA Releases Major Customer-Focused Product Line Update
Provides Key Performance and Functionality Enhancements Requested by Users
SAN JOSE, CALIFORNIA, UNITED STATES -- January 26, 2024 -- AMIQ EDA, a pioneer in integrated development environments (IDEs) for hardware design and verification and a provider of platform-independent software tools for efficient code development and analysis, today announced that its latest product release is now available to all users worldwide. This is considered a major release since it adds many new features and capabilities, while enhancing the performance of existing functionality.
This update covers all AMIQ EDA products, including Design and Verification Tools (DVT) Eclipse IDE, DVT IDE for Visual Studio (VS) Code, DVT Debugger, Verissimo SystemVerilog Linter, and Specador Documentation Generator. The IDE includes several new features for SystemVerilog users, including runtime elaboration of Universal Verification Methodology (UVM) code, the ability to precompile or “shallow” compile portions of code to speed up full build, and support for SystemVerilog AMS. In addition, users can work with source files containing code executed by preprocessors with all the same IDE features as pure SystemVerilog. More than 120 new linting rules have been added to Verissimo, and Specador has a new HTML interface as well as support for PDF and Markdown formats.
“We pride ourselves on our close working relationships with our customers,” said Cristian Amitroaie, CEO of AMIQ EDA. “Many of our most valuable product enhancements are suggested by our users, and we collaborate with them to ensure that we are meeting their needs. We also make key features available to early adopters to ensure that our solutions are flexible and robust enough to benefit real-world projects. This release includes many important new capabilities that followed this process.”
AMIQ EDA will be exhibiting in Booth 107 at the Design and Verification Conference and Exhibition (DVCon) United States in San Jose, Calif. on March 5 from 1:30 pm to 5:30 pm and March 6 from 1:30 pm to 6:30 pm. Representatives will be available to discuss and demonstrate the new release as well as all aspects of the AMIQ EDA solutions. For more information on the conference, visit https://2024.dvcon.org.
Availability
All features listed are included in the latest release of the AMIQ EDA tool set, now available for download by all users.
About AMIQ EDA
AMIQ EDA provides design and verification engineers with platform-independent software tools that enable them to increase the speed and quality of new code development, simplify debugging and legacy code maintenance, accelerate language and methodology learning, improve testbench reliability, extract automatically accurate documentation, and implement best coding practices. Its solutions, DVT Eclipse IDE, DVT IDE for VS Code, DVT Debugger, Verissimo SystemVerilog Linter, and Specador Documentation Generator have been adopted worldwide. AMIQ strives to deliver high quality solutions and customer service responsiveness. For more information about AMIQ EDA and its solutions, visit www.dvteclipse.com.
|
Related News
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports First Release of Accellera Portable Test and Stimulus Standard (PSS)
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports Cadence Perspec System Verifier using System Level Notation
- AMIQ EDA Releases the DVT Debugger Add-On Module for the e language, SystemVerilog, Verilog, and VHDL
- AMIQ EDA Updates UVM Rule Checks for Latest Release of the Universal Verification Methodology Standard
- Codasip Releases a Major Upgrade of Its Studio Processor Design Toolset with a Tutorial RISC-V core
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |