Faraday Adds Video Interface IP to Support All Advanced Planar Nodes on UMC Platform
Hsinchu, Taiwan -- July 23, 2024 -- Faraday Technology Corporation (TWSE: 3035), a leading ASIC design service and IP provider, today announced that its MIPI D-PHY and V-by-One (VBO) PHY IP portfolios now support processes that range from 55nm to 22nm on UMC platform. Faraday has shipped over 100 million video interface IP solutions for AIoT, industrial, consumer, and automotive applications, which includes ASIC and IP business models.
Faraday’s newly released MIPI D-PHY IP on 22nm features a low operating voltage of 0.8V, resulting in a 12% reduction in power consumption and a 10% decrease in chip area compared to its 28nm predecessor. Additionally, the solution includes multiple-TX-lanes with data rates ranging from 80Mbps to 2.5Gbps per lane for high frame rate video, offers customizable combo IO for various video RX interfaces, and provides flexible data and clock lane configurations to accommodate diverse device interfaces.
Faraday’s V-by-One HS PHY IP on 22nm complies with V-by-One HS V1.4/1.5 standards for transmitter and receiver and supports data rates from 600Mbps to 4Gbps per lane. It reduces power consumption by 20% while operating at 0.8V and decreases chip area by 30% compared to its 28nm predecessor. In addition, the PHY IP supports scrambling and clock data recovery (CDR), effectively addressing the skew issue and reducing EMI.
“Faraday continues to invest in high-speed video interface IP solutions, offering application-oriented design service that include IP customization for multiple-lane configuration and combo IO solution, as well as seamless porting to other fabrication processes,” said Flash Lin, COO of Faraday Technology. “As a leading provider of ASIC design service and IP solutions, Faraday empowers customers to streamline their R&D efforts, accelerating time-to-market and enhancing business opportunity,” he added.
About Faraday Technology Corporation
Faraday Technology Corporation (TWSE: 3035) is dedicated to the mission of benefiting humanity and upholding sustainable values in every IC it handles. The company offers a comprehensive range of ASIC solutions, including total 2.5D/3D IC packaging, Arm Neoverse CSS design, FPGA-Go-ASIC, and design implementation services. Furthermore, its extensive silicon IP portfolio encompasses a wide array of offerings, such as I/O, Cell Library, Memory Compiler, ARM-compliant CPUs, LPDDR4/4X, DDR4/3, MIPI D-PHY, V-by-One, USB 3.1/2.0, 10/100 Ethernet, Giga Ethernet, SATA3/2, PCIe Gen4/3, and SerDes. For further information, visit www.faraday-tech.com.
|
Faraday Technology Corp. Hot IP
Related News
- M31 demonstrates high-speed interface IP development achievements on TSMC's 7nm & 5nm process technologies
- Faraday Delivers V-by-One HS PHY & Controller IP on UMC 28HPCU Process
- Xilinx and Tokyo Electron Device Offers V-by-One HS Video Interface Support for Using Spartan-6 FPGAs in Consumer Video Applications
- T2M-IP Unveils MIPI D-PHY v2.5 Tx and DSI Tx Controller v1.2: Silicon-Proven, Low-Power, Cost-Effective IP Core Solutions for Advanced SoCs
- T2M-IP Announces Silicon-Proven MIPI D-PHY v2.5 Tx and DSI-2 Tx Controller Low-Power, Cost-Effective IP Cores Solutions for Advanced SoCs
Breaking News
- Movellus and RTX's SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
- Village Island Enhances its AI100 with intoPIX's JPEG XS Technology for Advanced Real-Time Analysis
- QuickLogic Announces $1.4 Million Incremental Funding Modification for its Strategic Radiation Hardened Program
- Silicon-Proven MIPI CSI-2 & DSI-2 Tx/Rx IP Cores for your Camera & Display SoCs
- Intel brings 3nm production to Europe in 2025
Most Popular
- Intel brings 3nm production to Europe in 2025
- Qualcomm initiates global anti-trust complaint about Arm
- VeriSilicon introduces AcuityPercept: an AI-powered automatic ISP tuning system
- RISC-V in Space Workshop 2025 in Gothenburg
- Avant Technology Partners with COSEDA Technologies to Enhance System-Level Software Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |