Release of Post-Quantum Cryptographic Standards Is Imminent
By Robert Huntley, EETimes Europe (July 23, 2024)
EE Times Europe caught up with Joppe Bos, a cryptographic researcher at NXP Semiconductors and co-author of one of the selected algorithms, to learn the current status of the standardization process.
As the quantum computing industry advances and the possibility of large-scale fault-tolerant quantum computing becomes ever nearer, post-quantum cryptography (PQC) is paramount. Cybersecurity professionals eagerly await the publication of the selected algorithm standards by the U.S. National Institute of Standards and Technology (NIST), which are in the final stages of industry consultations and ratification. Starting in 2016, NIST has been instrumental in leading global efforts to define cryptographic algorithms capable of resisting brute-force attempts by quantum computers to compromise them.
EE Times Europe caught up with Joppe Bos, a cryptographic researcher at NXP Semiconductors and co-author of one of the selected algorithms, to learn the current status of the standardization process.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- KiviCore and CAST Release Post-Quantum Cryptographic Key Encapsulation IP Core
- NIST Releases First 3 Finalized Post-Quantum Encryption Standards
- Crypto Quantique announces first post-quantum computing IoT security platform compliant with new NIST standards
- SEALSQ and IC'ALPS Join Forces to Advance Post-Quantum Secure ASICs for Automotive Functional Safety
- eMemory and PUFsecurity Launch World's First PUF-Based Post-Quantum Cryptography Solution to Secure the Future of Computing
Breaking News
- Alphawave IP Response to announcement from Qualcomm
- Qualcomm considers buying Alphawave Semi
- Arteris Opens New Engineering Hub in Poland
- GUC Announces Tape-Out of the World's First HBM4 IP on TSMC N3P
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications
Most Popular
- Movellus and RTX's SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
- Intel brings 3nm production to Europe in 2025
- Silicon-Proven MIPI CSI-2 & DSI-2 Tx/Rx IP Cores for your Camera & Display SoCs
- Eliyan Sets New Standard for Chiplet Interconnect Performance with Latest PHY Delivering Data Rate of 64Gbps on 3nm Process Using Standard Packaging
- EnSilica Opens Second Brazilian Design Centre Following Multimillion Pound Design and Manufacturing Contract Win