Denali Enables Mobile Electronics Market with Databahn Memory Controller Cores Optimized for Low-Power
DESIGN AUTOMATION CONFERENCE 2003, ANAHEIM, Calif., June 2, 2003--Denali Software, Inc., the leading provider of semiconductor intellectual property (SIP) and electronic design automation (EDA) tools for chip interface design and verification, today announced the availability of Databahn memory controller cores for low-power applications. For the first time, designers can speed development of low-power and mobile applications with a fully configurable and programmable memory controller solution optimized for low-power.
Designers in the networking, consumer and communications markets were the first to embrace Denali's Databahn product, which offered the rare mix of performance and configurability for a wide range of application types and memory interfaces. The new offering extends the existing Databahn core architecture with options to minimize power usage by the controller, and takes advantage of the power-saving features of the new and emerging low-power memory devices from the leading memory vendors.
"As a pure semiconductor manufacturer, Micron is committed to enabling customers with tools and resources to develop system-level products taking advantage of emerging memory technology," said Paul Dlugosch, Senior Director of Marketing for Micron's Networking and Communications Group. "Denali's Databahn offering for next-generation memory products enables designers to utilize the performance benefits of advanced technology in their designs without increasing their time to market. Micron continues to work with Denali to ensure their Databahn memory controllers exhibit optimal performance with Micron memory devices, and provide designers the convenience of a complete modeling solution."
"With Databahn, we are delivering much more than just memory controller cores," said Kevin Silver, vice president of marketing at Denali. "The Databahn product provides a complete infrastructure for configuring, analyzing, and generating the optimal memory controller for a given customer application-all from a single code-base. Extending the capability for low power operation and low power memory devices is a huge win for mobile systems developers. They now have a completely configurable low-power memory system, from a very mature and silicon proven architecture."
"Samsung is the leader in low-power memory devices for new and emerging applications in the mobile product market," said Tom Quinn, Samsung VP of memory sales and marketing. "This new low-power Databahn product provides designers with yet another resources for developing low-power and mobile applications."
About Databahn Memory Controller Cores
Licensed by leading semiconductor and system companies for use in over 80 chip designs, Databahn is the industry leading memory controller IP solution. Databahn memory controller cores are configurable for a wide range of performance and power requirements, as well as ASIC interfaces. To ensure compatibility with all the latest high-speed memory technologies, the configuration process is tightly integrated with Denali's database of memory component specifications, including all the latest DDRII-SDRAM, DDR-SDRAM, FCRAM, RLDRAM, and DDR/QDR-SRAM devices. Deliverables include: RTL and synthesis scripts, verification testbench, static timing analysis (STA) scripts, programmable register settings, and documentation. The silicon-proven Databahn IP is library independent and covers solutions from .18-micron to .08-micron technologies, and DRAM device frequencies from 100-400MHz (200-800MHz data rate).
About Denali
Denali Software Inc. is the world's leading provider of EDA tools and Semiconductor Intellectual Property (SIP) solutions for chip interface design, integration, and verification. PureSpec is the most robust solution for verifying compliance and interoperability for PCI Express designs. Denali's Databahn product provides designers with the highest quality solution for producing memory controller cores for all of the new and emerging DRAM memory technologies. Denali's MMAV product is the de facto industry standard for modeling and simulating memory during all phases of design and verification. Memory selection, memory controller configuration, and memory system performance analysis are supported through Denali's online infrastructure at eMemory.com. More than 400 companies worldwide use Denali's tools, technology, and services to design and verify complex chip interfaces for communication, consumer, and computer products. For more information, please visit Denali at www.denali.com or contact Denali directly at: 650/461-7200, or email: info@denali.com
The Denali logo, Databahn, eMemory, MMAV, and PureSpec are trademarks of Denali Software, Inc. PCI Express is a trademark of PCI-SIG. All other trademarks are the property of their respective owners.
|
Related News
- LSI Logic Brings New Dimension to Consumer Devices; ZEVIO processor architecture speeds time-to-market and enables low-cost, low-power 3D graphics and sound features for today's hottest consumer electronics products
- ChipVision breakthrough ESL technology enables interactive creation of RTL code optimized for low-power consumption
- NTT Electronics Uses Denali’s Databahn Memory Controller Cores in World’s First Single-chip MPEG-2 HDTV CODEC
- eMemory and UMC Expand Low-Power Memory Solutions for AIoT and Mobile Markets with 22nm RRAM Qualification
- Cadence Joules RTL Power Solution Enables Socionext to Accelerate Low-Power HEVC 4K/60p Video Codec Chip Development
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |