BoS Semiconductors joins UCIe Consortium for its ADAS chiplet SoC family
BoS Semiconductors is developing the ADAS chiplet SoC family which consist of ADAS SoCs and NPU Accelerators
Korea -- October 28, 2024 – BoS Semiconductors, an automotive fabless company for ADAS SoC and ASIC, today announced that BoS has recently joined the UCIeTM Consortium, an industry organization to build an open ecosystem of chiplets for on-package innovations.
In recent years, as AI workloads have become central to automotive computing systems for autonomous driving and SDV implementations, the need for a high-performance AI NPU core has become evident. However, at the same time, low-spec computing systems are also needed to sell a wide range of vehicles, BoS provides the chiplet SoC family to support different performance segments with one single ADAS SoC and additional NPU Accelerators.
BoS is a Korean start-up company, led by Jaehong Park, a former Samsung Semiconductor Executive Vice President. BoS is developing the ADAS chiplet SoC family which consist of ADAS SoCs and NPU Accelerators.
“We are very delighted to be a member of the UCIe consortium,” said Jaehong CEO and founder of BoS Semiconductors. “The chiplet offering is becoming more critical to our customers and we will deliver our own ADAS chiplet SoC family working with our industry leading partners. The first product is an automotive NPU Accelerator which will be publicly announced at the CES in January 2025.
|
Related News
- BOS and Tenstorrent Unveil Eagle-N, Industry's First Automotive AI Accelerator Chiplet SoC
- Untether AI Joins UCIe Consortium to Drive Chiplet Technology and Energy-Centric AI Acceleration
- proteanTecs Joins UCIe™ (Universal Chiplet Interconnect Express™) Consortium to Advance 2.5D/3D Interconnect Monitoring
- OpenFive Joins Universal Chiplet Interconnect Express (UCIe) Consortium
- Primemas Selects Achronix Embedded FPGA Technology For System-on-Chip (SoC) Hub Chiplet Platform
Breaking News
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Creonic Introduces Doppler Channel IP Core
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
- YorChip and ChipCraft announce low-cost, high-speed 200Ms/s ADC Chiplet
Most Popular
- Imagination pulls out of RISC-V CPUs
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- BrainChip Brings Neuromorphic Capabilities to M.2 Form Factor
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |