M31's 12nm GPIO IP Adopted by C*Core Technology, Powering Innovation in Advanced Process Automotive Chips
January 9, 2025 -- M31 Technology (M31), a global leader in silicon intellectual property (IP), and C*Core Technology (C*Core) have announced the further deepening of collaboration, making a first joint entry into the advanced process technology field. As part of this collaboration, C*Core commissioned M31 to develop a customized 12nm GPIO IP capable of supporting a 125MHz operating frequency and multi-voltage operation. This IP, specially designed for automotive noise-reduction DSP chips (benchmarked ADI ADSP21565), has already been successfully adopted by several Chinese automakers for early-stage R&D projects.
Since 2019, M31 has engaged in extensive collaboration with C*Core across various process platforms, achieving significant success in mass production for numerous automotive and consumer MCU chip applications. Notably, automotive MCUs developed using the 40nm process have been widely adopted in areas such as domain control, advanced driver assistance systems (ADAS), powertrain control, new energy battery management, and body control, providing comprehensive technical solutions for automotive electronic applications.
Related |
General Purpose I/O (GPIO)(12nm,16nm,22nm, 28nm, 40nm, 55nm, 90nm, 110nm, 130nm, 150nm,152nm, 180nm) |
In the past, C*Core has collaborated with M31 on various IPs, including fundamental IPs such as standard cell libraries, memory compilers, I/O, and high-speed interface IPs. Additionally, C*Core has actively expanded into advanced automotive chip processes, driving technological innovation. Through this collaboration, C*Core has adopted M31’s 12nm GPIO IP, specifically designed for the demanding applications of automotive electronic MCUs, which has also obtained ISO 26262 ASIL-D Ready certification from SGS-TÜV, a German certification body. It features low power consumption, high density, and built-in fail-safe mechanisms to ensure safety and stability in complex environments, offering high safety and reliability support for automotive electronic design.
Zuo Nan Xiao, CEO of C*Core, stated, “Our successful collaboration with M31 across various process nodes has provided robust technical support for both automotive and consumer MCU chips. This further collaboration on the advanced 12nm process marks a significant step forward for both companies toward higher technological achievements. M31’s highly reliable GPIO IP not only meets the stringent performance and safety requirements of automotive DSP chips but also empowers us to create differentiated and highly competitive products.”
Scott Chang, CEO of M31, stated, “Collaborating with C*Core on the advanced 12nm process undoubtedly marks a new milestone in our partnership and lays a solid foundation for advancing automotive electronics. M31 remains committed to providing highly reliable, high-performance IP solutions that meet international automotive standards, fully supporting our customers in achieving new breakthroughs in automotive electronic chips.”
|
M31 Technology Corp. Hot IP
- USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm, 6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm ...
- PCIe 4.0 PHY in TSMC(6nm,7nm,12nm,16nm)
- MIPI M-PHY v4.1/v3.1 IP in TSMC(5nm, 6nm, 7nm, 12nm,16nm, 22nm, 28nm, 40nm, and ...
- MIPI D-PHY RX/TX v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process)
- SerDes PHY IP(12nm, 14nm, 22nm, 28nm)
Related News
- Cadence Delivers IP for Automotive Applications with TSMC's Advanced 16nm FinFET C Process
- eMemory's Security-Enhanced OTP Qualifies on TSMC N5A Process Specializing in High-Performance Automotive Chips
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- M31 Promotes Advanced SoC Development and Innovation at Intel Foundry's Direct Connect Event
- M31 demonstrates high-speed interface IP development achievements on TSMC's 7nm & 5nm process technologies
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
E-mail This Article | Printer-Friendly Page |