VeriSilicon Unveils a High-Efficiency LCEVC Video Decoder Supporting 8K Ultra HD
Low-power and compact design enables easy integration into advanced multimedia SoCs
Shanghai, China, April 10, 2025--VeriSilicon (688521.SH) today announced the launch of the VC9000D_LCEVC, a next-generation Low Complexity Enhancement Video Coding (LCEVC) video decoding IP. Designed for high-performance and energy-efficient video processing, VC9000D_LCEVC is used in conjunction with VeriSilicon’s VC9000D base video decoder to deliver up to 8K Ultra HD decoding, making it ideal for advanced multimedia applications such as smart TVs, set-top boxes (STBs), and mobile devices.
LCEVC, also known as MPEG-5 Part 2, is the latest standard by the Moving Picture Experts Group (MPEG) and the International Organization for Standardization (ISO). It specifies an enhancement layer which, when combined with a base video encoded with a separate codec, produces an enhanced video stream. The enhancement stream provides new features such as extending the compression capability of the base codec, lowering encoding and decoding complexity, and providing a platform for additional future enhancements. The VC9000D_LCEVC decoder is fully compliant with ISO/IEC 23094-2 (LCEVC) Main Profile, supporting up to Level 4.1. It processes 8/10-bit depth data, accommodates resolutions up to 8192×8192, and employs a frame-by-frame decoding architecture. In addition, it incorporates robust error detection to ensure reliable video playback.
With its high-performance hardware architecture and complete subsystem, VC9000D_LCEVC delivers superior video quality with minimal load on the host CPU. Its integrated Temporal Reference Frame Compression (TRFC) technology significantly reduces system bandwidth usage, while multi-level hierarchical clock gating minimizes dynamic power consumption. It also integrates a post-processor for flexible output format conversion.
Delivered as a technology-independent, fully synthesizable Register Transfer Level (RTL) package, the VC9000D_LCEVC supports various process nodes and standard cell libraries, ensuring smooth integration into diverse System-on-Chip (SoC) designs. This flexibility enables customers to efficiently deploy LCEVC decoding capabilities, accelerating time-to-market for next-generation video processing solutions.
“With the rapid growth of 8K content, AI-driven video applications, and the increasing demand for high-quality streaming and immersive experiences, the need for efficient, scalable video solutions is more critical than ever,” said Weijin Dai, Chief Strategy Officer, Executive Vice President, and General Manager of the IP Division at VeriSilicon. “By enabling seamless integration of LCEVC enhancement decoding into SoCs alongside our VC9000D base decoder, we help customers reduce bitrate and optimize bandwidth and storage costs, while providing a highly efficient path to support next-generation multimedia applications.”
VeriSilicon’s VC9000D_LCEVC video decoding IP is now available for licensing. For more information or collaboration inquiries, please visit www.verisilicon.com/en/ContactUs.
About VeriSilicon
VeriSilicon Microelectronics (Shanghai) Co., Ltd. (VeriSilicon, 688521.SH) is committed to providing customers with platform-based, all-around, one-stop custom silicon services and semiconductor IP licensing services leveraging its in-house semiconductor IP.
VeriSilicon possesses six categories of in-house processing IPs, namely Graphics Processing Unit (GPU) IP, Neural Network Processing Unit (NPU) IP, Video Processing Unit (VPU) IP, Digital Signal Processing (DSP) IP, Image Signal Processing (ISP) IP, and Display Processing IP, as well as more than 1,600 analog and mixed-signal IPs and RF IPs.
Leveraging its own IPs, VeriSilicon has developed a wealth of software and hardware custom chip design platforms targeting Artificial Intelligence (AI) applications, covering always-on ultralight spatial computing devices such as smartwatches and AR/VR glasses, high-efficiency edge computing devices such as AI PCs, AI phones, smart cars, and robots, as well as high-performance cloud computing devices like data centers and servers.
In response to the trend of System-on-Chip (SoC) evolving towards System-in-Package (SiP) driven by the demand for large computing power, VeriSilicon put forward the concepts of "IP as a Chiplet”, "Chiplet as a Platform", and "Platform as an Ecosystem”. The company keeps advancing the R&D and industrialization of its Chiplet technologies and projects from the perspective of interface IP, Chiplet architecture, advanced packaging technology, and others for AI-Generated Content (AIGC) and autonomous driving solutions.
Under its unique “Silicon Platform as a Service” (SiPaaS) business model, VeriSilicon serves a broad range of market segments, including consumer electronics, automotive electronics, computer and peripheral, industry, data processing, Internet of Things (IoT), among others. Its main customers include fabless, IDM, system vendors (OEM/ODM), large internet companies, and cloud service providers.
Founded in 2001 and headquartered in Shanghai, China, VeriSilicon has 8 design and R&D centers, along with 11 sales and customer service offices worldwide. VeriSilicon currently has more than 2,000 employees.
|
Verisilicon, Inc. Hot IP
Related News
- VeriSilicon delivered multi-format hardware video decoder Hantro VC9000D supporting 8K@120FPS VVC/H.266 to customers
- T2M IP Unveils Advanced H.264 and H.265 HEVC Codec IP Cores for High-Efficiency Video Solutions
- Tata Elxsi unveils HEVC Ultra HD (4K) Decoder for Smartphones, Tablets, Set Top Boxes, Gaming consoles and other CE devices
- Ittiam Unveils 60ms Ultra Low-Latency Streaming Systems for High Definition Video
- Ceva Unveils Latest High-Performance, High-Efficiency Communication DSPs for Advanced 5G and 6G Applications
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |