NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Analog EDA tool supports reconfigurable arrays
![]() |
Analog EDA tool supports reconfigurable arrays
By Richard Goering, EE Times
July 14, 2003 (8:40 p.m. EST)
URL: http://www.eetimes.com/story/OEG20030714S0075
SANTA CRUZ, Calif. A new free version of a programmable analog EDA tool from Anadigm, provider of field programmable analog arrays (FPAAs), lets designers construct circuits that can be dynamically reconfigured by a microprocessor. AnadigmDesigner2 version 2.3 also adds more support for the configurable analog modules (CAMs) used to build FPAAs. Anadigm describes FPAAs as reconfigurable analog ICs that can adapt to different functions, adjust to different environmental conditions, or compensate for sensor degradation. AnadigmDesigner2 lets designers construct circuits using pre-qualified, drag-and-drop parameterized CAMs. AnadigmDesigner2 v2.3 automates the construction of complex filters and PID controllers. It also adds three new CAM functions a transimpedance amplifier, a gain limiter stage and a gain switch. A free trial copy of AnadigmDesigner2 v.2.3, with full support for dynamic reconfigurability, is Copyright © 2003 CMP Media, LLC | Privacy Statement
Related News
- Siemens announces EDA milestones and tool certifications for TSMC's latest process technologies
- Intento Enters EDA Market with Software that Accelerates Analog and Mixed-Signal Design, Enables IP Re-Use Through Technology Migration
- Tool suite supports reconfigurable processor
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- TSMC's 3-nm Push Faces Tool Struggles
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |