Accelerate JPEG2000 with Barco Silex IP Cores
August 14, 2003 - BARCO SILEX introduces its BA112JPEG2000E and BA111JPEG2000D IP cores targeted at high-speed JPEG2000 encoding and decoding. These cores give access to the wide range of capabilities offered by the JPEG2000 Standard.
Indeed this Standard defines a unified algorithm able to offer a large spectrum of features such as progressive bitstream, precise rate control, region of interest, high-quality joined lossless and lossy compressions. Consequently this rich set of advantages leads JPEG2000 to be an important actor in the compression world. This is not limited to still picture compression. However due to its computational complexity, hardware platforms are required to reach high-speed applications characterized by timings compatible with real-time video encoding. This is made possible with the combination of BARCO SILEX BAxxxJPEG2000E/D cores acting as compression accelerators and FPGA platforms.
For more information about BARCO SILEX IP cores visit www.barco-silex.com and download the Factsheet info under IP design.
|
Related News
- Barco Silex wins Technology & Engineering Emmy Award for Standardization and Productization of JPEG2000 Interoperability
- Barco Silex Demonstrates 4K Video over IP with JPEG2000 on a single FPGA at NAB 2014
- Barco Silex JPEG2000, AES and HMAC IP cores are part of new Barco Alchemy digital cinema projectors
- Marquise Technologies partners with Barco Silex for real-time JPEG2000 encoding
- Barco Silex presents JPEG2000 encoder core optimized for digital cinema & broadcasting
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |