Agere revamps DSP, ARM interface in mobiles
![]() |
Agere revamps DSP, ARM interface in mobiles
By Robert Keenan, CommsDesign.com
August 12, 2003 (5:51 p.m. EST)
URL: http://www.eetimes.com/story/OEG20030812S0029
WAYNE, N.J. Agere released a messaging interface Tuesday(Aug. 12) that could change the way DSP and ARM microprocessor cores exchange data and control commands in the baseband section of a mobile phone architecture. The baseband processing section of a mobile phone typically houses a DSP core handling Layer 1 processing tasks and an ARM processor handling control functionality. The processor cores rely on AT commands to exchange information. According to Agere, the AT command creates several problems in mobiles, including the lack of parallel processing, an unproven multiplex protocol and the need for non-standard AT commands to control the GPRS engine. Agere said its new messaging interface overcomes these limitations by using software that enables parallel processing, allowing simultaneous data and control commands over a single physical interface. The interface also supports packet-switched operation. Agere expects to includ e the messaging interface in a GPRS chip set being delivered to select customers in the fourth quarter. The chip sets will be generally available in early 2004.
Related News
- ARM Extends Software Interface Standard with DSP Library
- ARM Announces Availability Of DSP Interface Specification
- LC3plus audio codec optimized for ARM®, RISC-V, HI-FI & Kalimba™ DSPs for Bluetooth® LE Audio are available for Immediate Licensing
- Oski Technology Launches Formal Verification IP Portfolio for ARM AMBA Interface Protocols
- Cadence Modus Test Solution Enables Support for Safety-Critical SoC Designs Using ARM MBIST Interface
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |