Virtual Silicon introduces Standard Cells at TSMC 130 nm
Up to 20% Area Saving with High Performance
SUNNYVALE Calif. - September 2, 2003 - Virtual Silicon, Inc., a leader in semiconductor intellectual property (SIP), today announced the introduction of a family of standard cell products targeted for the TSMC 130 nm process. In addition to providing the high performance expected in the 130 nm process, Virtual Silicon's standard cells have been shown to provide up to a 20% reduction in area over currently available standard cells.
"Saving our customer's area in their SoC designs brings them definable monetary benefits," said John A. Ford, vice president of marketing for Virtual Silicon. "Not only does our high density standard cell IP deliver up to a 20% area reduction to the SoC customer, but it also provides a smaller die, that requires less power and reduces the number of transistors, which helps to improve reliability."
Virtual Silicon offers standard cells for the TSMC CL013G and CL013LV process technologies. The standard cell library comprises over 600 cells and has incorporated many architectural features for improved design for manufacturability. The standard cells are available for evaluation download on the Virtual Silicon web site located at www.virtual-silicon.com.
About Virtual Silicon Technology
Virtual Silicon is a leading supplier of semiconductor intellectual property and process technology to manufacturers and designers of complex systems-on-chip (SoC). Headquartered in Sunnyvale, CA, the company provides process-specific embedded components that serve the wireless, networking, graphics, communication and computing markets. Customers include leading fabless semiconductor companies, integrated semiconductor manufacturers, foundries, and SoC developers who demand leading edge technology for their semiconductor innovations. For more information, call (408) 548-2700 or visit Virtual Silicon online at www.virtual-silicon.com.
Copyright © 2003, Virtual Silicon Technology Inc. All rights reserved.
The Heart of Great Silicon, Silicon Ready and Virtual Silicon are trademarks of Virtual Silicon Technology, Inc.
|
Related News
- Virtual Silicon Introduces VIP PowerSaver Standard Cells For TSMC 130 nm
- Virtual Silicon Introduces Industry-Leading Signal Integrity Views For 130 nm Standard Cells
- Dolphin Integration announces even denser 6-Track standard cells to decrease power consumption at 180/130 nm
- Proven on silicon: A Panoply of Memories and Standard Cells of Dolphin Integration to divide dynamic power by 5 at 180 nm!
- Leakage divided by more than 250 at 180 nm eLL with Dolphin Integration Panoply of memory and standard cells
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |