nSys announces the release of PCI-X 2.0 nVS, a verification solution for PCI-X 2.0 in Verilog
“Our PCI-X 2.0 Verification IP enables customers to easily create sophisticated verification environments that simulate real world applications of PCI-X 2.0 devices,” said Atul Bhatia, Director at nSys. “As a result, customers can test the entire functionality of their PCI-X 2.0 interface without having to write a single line of code”
The PCI-X 2.0 Verification IP solution from nSys offer a rich set of features, including:
- Support for different types of PCI-X modes: Mode 1 Parity, Mode 1 ECC, Mode 2 266 32/64 Bit, Mode 2 533 32/64 Bit
- Support for multiple instantiation to create complex verification environment
- Full support of automatic random, directed, error and compliance testing
- Generates and drives bus traffic as a PCI-X Initiator and accepts split completions
- Responds to transactions as a PCI-X 2.0 Target and initiates split completion
- Programmable message logging capabilities
- Implements PCI-X configuration space
- Ability to inject protocol and parity error
- Support for Verilog as well as VHDL implementations
- Consistency of interface, installation, operation and documentation across nSys family of verification IP
- Extensive support for functional coverage
For a complete listing of features and pricing of the nSys’ PCI Express, PCI-X 2.0, PCI-X 1.0, UART, Parallel 1284 and PCMCIA verification IP offerings, visit the nSys web site at http://www.nsysinc.com/products.htm
Availability
The PCI-X 2.0 Verification IP from nSys is available immediately. nSys Verification IP solutions ship with full documentation and example configurations for SoC verification environments. nSys also offers verification consulting services for IP users.
About nSys
nSys provides flexible solutions to reduce time-to-market for its customers by addressing their verification needs for SoC development. By leveraging its vast experience in standards-based product development, the nSys team creates verification solutions that solve the most challenging functional verification problems in the world. The nSys solution is in the form of services based on specialized knowledge of standards and tools or services backed by verification IP developed by nSys. To learn more, visit http://www.nsysinc.com
|
Related News
- TransEDA introduces first Verification IP for newly released PCI-X 2.0 specification
- Xilinx Ships Industry's First 133MHz PCI-X 2.0 Core Mode 1
- NurLogic delivers Industry's first PCI-X 2.0 I/O 0.13-Micron Buffer
- Twenty-Five Leading Infrastructure Suppliers Announce Product Support for PCI-X 2.0
- Servers gas up with 4-Gbyte/s PCI-X 2.0 spec
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |