Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Rumors of Lightspeed's demise denied by company
![]() |
Rumors of Lightspeed's demise denied by company
By Ron Wilson, EE Times
September 11, 2003 (12:11 p.m. EST)
URL: http://www.eetimes.com/story/OEG20030911S0044
SAN MATEO, Calif. A hitch has slowed the growing momentum of the structured-ASIC segment this week as rumors swept Silicon Valley that Lightspeed Semiconductor (Sunnyvale, Calif.,) one of the founders of the structured-ASIC concept, was shutting its doors. In fact, the company is tightening its belt, not throwing in the towel, according to Lightspeed spokeswoman Darwa Peterson. "We are laying off a total of 18 people, the bulk in the U.S. and several in Europe," Peterson said. "No engineers or applications support people will be released. This is a move to tighten our focus on our business and bring expenses in line, not a change in our business plan," she added. Dire rumors had spread quickly about the company. Lightspeed is closely watched perhaps disproportionately for a company of its size and financial standing because it is closely associated with the structured-ASIC market. It is currently at the center of efforts to create a consortium of structured-ASIC vendors to advance the concept. Hence, Lightspeed is seen by some as a bellwether for the segment. Despite the layoffs, however, Lightspeed remains committed to the segment, Peterson said. Other players, including most recently Fujitsu Microelectronics America (Sunnyvale, Calif.), have reported rapidly increasing design wins for their structured-ASIC products. Since design wins tend to precede significant growth in revenues by at least two quarters, growing market presence and belt tightening can in fact be seen as consistent.
Related News
- IPad 3 called 'unbalanced' as Apple, TSMC rumors fly
- Kilopass Announces the US District Court Has Denied Sidense's Latest Attempted Defense in the Patent Infringement Case
- ST Microelectronics licenses Lightspeed Logic's Manufacturability Optimized Reconfigurable Logic for 65nm and 45nm
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC's A16 and N2P Process Technologies
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |