TNI-Valiosys and TransEDA Join Forces to Better Serve the Verification and Validation Markets
TNI-Valiosys and TransEDA have decided to join forces to provide joint customers with a ready-to-use, structured verification environment. Both companies continue to operate, providing uninterrupted development and support of their complete product lines to their existing customer base. The existing product lines will be further developed to enable users to master verification and validation complexity in order to get designs into production sooner, leading to new design wins and superior Return On Investment.
With the merger, TransEDA’s customers will be able to benefit from TNI-Valiosys’ leading innovative validation solutions, know-how and expertise in the field of assertion-based and formal validation as well as from the skills brought by TNI-Valiosys’ management team. TNI-Valiosys’ customers will benefit from the extensive support network which will allow the combined company to deliver value to hundreds of loyal clients with thousands of combined software seats worldwide.
Following the merger, TNI-Valiosys’ and TransEDA’s personnel will be integrated into one single team and continue to operate from both companies’ existing R&D sites. Starting in Q1 2004 all TransEDA and TNI-Valiosys EDA products will be sold under the TransEDA name and supported by the extensive TransEDA and TNI-Valiosys global network.
TNI-Valiosys’ President and CEO, Marc Frouin, becomes President and CEO of the new TransEDA. Both companies' management teams will be combined under the direction of Modesto Casas for Sales and Marketing and Richard Hersemeule for Product Development. TransEDA’s CTO John Coley will continue to lead the strategic development for the new company.
“This merger will enable us to serve the corporate user on a worldwide basis”, says Marc Frouin, President and CEO of TNI-Valiosys. “The new company is committed to continuous product development and TNI-Valiosys’ and TransEDA’s complementary skills in electronic design verification will ensure the provision of quality products and first-class support to our customers in the EDA market.”
TransEDA’s and TNI-Valiosys’ customers include: Alcatel, ATI, BNR, Broadcom, Ericsson, Fujitsu, Hewlett-Packard, Hitachi, IBM, Infineon, LSI Logic, Lucent, Matsushita, Motorola, National Semiconductor, Nokia, Nortel, Philips, PMC-Sierra, Ricoh, Siemens, STMicroelectronics, Sony, Tandem, Tality, Texas Instruments, and Toshiba.
About TNI-Valiosys
TNI-Valiosys is a technology leader in verification tools for the EDA and embedded software markets. The company enables the easy use of formal verification technologies to help build better quality IPs in a shorter amount of time. TNI-Valiosys’ experience with designs involving complex SOC bus, memory or peripherals controllers have allowed the company to create tools that complement simulation for both RTL and full-custom abstraction levels.
The products offered by TNI-Valiosys include imPROVE-HDL, an assertion-based verification solution that complement simulation in performing exhaustive debugging of VHDL/Verilog RTL or netlist models without the need for test-bench creation; imPROVE-HPK, an easy-to-deploy verification tool dedicated to the automatic verification of hardware designs based on standard protocol interfaces; and imPROVE-TLL, an abstraction tool which combines with equivalency checking, emulation or simulation to enable the rapid and thorough functional verification of full-custom designs.
TNI-Valiosys’ EDA team employs 40 people. The company has sales offices in North America and Europe, and local representatives in China, Japan and Taiwan. For EDA product related information, visit http://www.improveware.com/.
About TransEDA
TransEDA has over ten years of operating experience in the EDA space and is the market leader in validation coverage software for SoC, ASIC and FPGA markets.
The company's products provide a ready-to-use, structured verification environment that works with existing flows and methodologies to enable users to quickly increase their verification productivity and get designs into production sooner. TransEDA Verification Navigator is an integrated design verification environment with tools that perform application-specific test automation, coverage analysis, dynamic property checking, test suite analysis and configurable HDL checking. TransEDA Foundation Models system level verification IP library provides robust, production-proven models, monitors and properties for popular I/O interfaces and leading processors.
TransEDA employs 35 people worldwide. The company has offices in North America, Europe and Japan. For more information on TransEDA, visit www.transeda.com.
|
Related News
- TNI-Valiosys and Verisity Join Forces to Deliver a Combined Static and Dynamic Verification Sub-flow; Integration Boosts the Quality and Time-to-Market of SOC Designs
- Inside Secure and Andes join forces to deliver secure IoT solutions to chipmakers for greater China and Asia markets
- Technology Leaders Join Forces to Bring an Open Acceleration Framework to Data Centers and Other Markets
- Nineteen Electronics Industry Leaders Join Forces to Accelerate SOI (Silicon-On-Insulator) Innovation Into Broad Markets
- Forte Design Systems And Summit Design Join Forces To Deliver An Enhanced SystemC to RTL Design, Synthesis, And Verification Environment
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
E-mail This Article | Printer-Friendly Page |