Adaptive Clock Generation Module for DVFS and Droop Response
Verisity's Specman Elite Supports C-Based System Design
Verisity's Specman Elite Supports C-Based System Design
MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--Jan. 28, 2002--Verisity, Ltd. (Nasdaq:VRST - news), the leading provider of functional verification automation, today announced that its leading testbench automation tool Specman Elite(TM) has increased its support for system-level designs developed with C hardware description languages (CHDLs). The addition of this support extends Specman Elite users' ability to interoperate with system design flows and provides them with more options with which to create their verification environments. Specman Elite has always had a robust C interface and added support for C++ in 2000 with the release of Specman Elite 3.0. More recently CoWare announced an integration between Specman Elite and CoWare's N2C (see related release "CoWare and Verisity Provide a Unified System-Level Design Flow With a Re-usable Testbench" dated January 28, 2002) and Verisity joined the SystemC initiative in order to support customers that are using any and all C/C++ implementations.
"Verisity has always strived to provide our customers with interoperable solutions," said Dave Tokic, director of strategic marketing for Verisity Design, Inc. "Increased support for C-based system flows continues this strong tradition."
About Verisity
Verisity is the leading provider of proprietary technologies and software products used to efficiently verify designs of electronic systems and complex integrated circuits that are essential to the communications and other high growth segments of the electronics industry. Verisity's products automate the process of detecting flaws in these designs, enabling customers to deliver higher quality products, accelerate time-to-market and reduce overall product development costs.
Verisity Design, Inc.'s principal executive offices are located in Mountain View. Verisity's principal research and development offices are located in Rosh Ha'ain, Israel. For more information, see Verisity's web site at www.verisity.com.
Note to Editors: Verisity is a registered trademark of Verisity Design, Inc. Specman Elite is a trademark of Verisity Design, Inc. All other trademarks are the property of their respective holders.
Contact:
Verisity Design, Inc.
Jennifer Bilsey, 650/934-6823
jen@verisity.com
Related News
- Verisity Announces That National Semiconductor Corporation Standardizes on Verisity's Specman Elite
- Verisity's Specman Elite Version 4.1 Boosts Verification Reuse
- STMicroelectronics and Synopsys Partner to Develop Next-Generation, C-Based System Level Design Solution for Complex Systems on a Chip
- DSP Group selects Verisity's Specman Elite to cut Verification Time for latest Dual MAC DSP Cores
- HighTec C/C++ Compiler Suite Supports Andes' ISO 26262 Certified RISC-V IP for Automotive Safety and Security Applications
Breaking News
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
- Cadence Advances AI in the Cloud with Industry-First DDR5 12.8Gbps MRDIMM Gen2 Memory IP System Solution
- Thalia joins GlobalFoundries' GlobalSolutions Ecosystem to advance IP reuse and design migration
- MosChip® to showcase Silicon Engineering Services at TSMC 2025 North America Technology Symposium
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
Most Popular
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- Shifting Sands in Silicon by Global Supply Chains
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |