AccelChip Acquires DSP Intellectual Property Company, Bit-tru
Addition of DSP Core Cells Complements High-Level Synthesis Tool
Milpitas, CA., USA, October 21, 2003, AccelChip, the industry’s only provider of automated flows from algorithms to silicon, today announced the acquisition of Bit-tru, Inc., a San Diego based company. Bit-tru’s comprehensive libraries of high performance digital signal processing (DSP) models will be integrated into the AccelChip DSP synthesis and verification environment.
“Companies are seeking a solution that bridges the gap between their DSP algorithm development teams and their ASIC and FPGA design teams. Their goals are to increase verification performance, reduce design iterations and shorten design cycle times,” said Dan Ganousis, president and CEO of AccelChip. “By combining Bit-tru’s expertise and extensive block- and platform-level libraries with AccelChip’s advanced algorithmic synthesis and verification environment, AccelChip is uniquely positioned to deliver this solution.”
“We were impressed with AccelChip’s world-class software development team and the strength of their management,” said Tom Cesear, cofounder of Bit-tru. “By combining forces, we’re now able to provide a solution that delivers on the promise of algorithmic synthesis including increased performance and reduced system costs, power or form factors.”
AccelChip provides a synthesis and verification environment for DSP algorithm designers who implement in FPGAs or ASICs. The toolset automatically converts MATLAB designs from floatingpoint to fixed-point, providing designers the ability to verify the implementation much sooner in the process. AccelChip also enables rapid design exploration targeting performance, power, area, and cost tradeoffs for optimal results. The output is a technology optimized synthesizable netlist that fits into standard ASIC and FPGA design flows. Unlike other architecture synthesis tools, AccelChip uses a single golden design source throughout the process, eliminating time consuming and error prone rewrites.
Availability
AccelChip Consulting Services, AccelChip DSP Synthesis and Bit-tru’s optimized DSP models are currently all available. Bit-tru’s optimized DSP models will be integrated into AccelChip DSP Synthesis in the fourth quarter of 2003. Please visit www.accelchip.com or contact your local sales office at sales@accelchip.com for more information.
About AccelChip, Inc.
AccelChip, Inc., founded in 2000 and headquartered in Milpitas, California, develops and markets design tools, intellectual property, and consulting services that enable a true, top-down DSP design process. AccelChip's innovative electronic design automation solutions link the domain specific DSP design environment with proven silicon design flows, allowing DSP algorithm developers to go directly from MATLAB to silicon implementation with high quality results.
For more information, contact Tom Feist at (971) 204-0150 x237 (tom.feist@accelchip.com).
All trade names and trademarks are the property of their respective owners. Copyright 2003, AccelChip, Inc. All rights reserved.
|
Related News
- ArterisIP Acquires iNoCs Software and Associated Intellectual Property Rights
- BiTMICRO Acquires QualCore's Intellectual Property
- Alvand Technologies Announces Ultra Low Power, Small Die-Area Analog-to-Digital Converter (ADC) Intellectual Property (IP) Solution in Advanced 40nm Process Node
- Rambus Acquires Uni-Pixel Display and Backlighting Intellectual Property
- MIPS Technologies Acquires World's Leading Analog Intellectual Property Company; Acquisition of Chipidea Microelectronica S.A. Propels MIPS to #2 Ranking
Breaking News
- Revenue Ranking of Global Top 10 IC Design Companies Shows U.S. Companies Having Divergent Performances in 3Q19, Says TrendForce
- Breker Verification Systems Launches Unique RISC-V TrekApp for Automated, High-Coverage System Integration Test Suite Synthesis
- CEA-Leti Builds Fully Integrated Bio-Inspired Neural Network with RRAM-Based Synapses & Analogue Spiking Neurons
- INSPECTOR diagnostic and debug platform passed the PCIe 4.0 compliance
- Aldec's new FPGA-based NVMe Data Storage Solution Targets High Performance Computing Applications
Most Popular
- Cobham Releases RISC-V Processor IP Core
- Lattice and SiFive Announce Collaboration to Allow Lattice FPGA Developers Easy Access to RISC-V Processors
- MediaTek selects Nucleus RTOS for next-generation modem technology
- Cobham Releases LEON5 Processor IP Core
- Calterah Semiconductor's Automotive Radar SoC Enters Mass Production Using Synopsys DesignWare ARC Processor IP
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |