Universal Chiplet Interconnect Express (UCIe 1.0) Controller
Ceva preps new DSP architecture, drops Parthus name
Ceva preps new DSP architecture, drops Parthus name
By John Walko, CommsDesign.com
November 24, 2003 (9:48 a.m. EST)
URL: http://www.eetimes.com/story/OEG20031124S0017
LONDON DSP core specialist ParthusCeva, Inc. (San Jose, Calif.) is changing its name to CEVA Inc. while at the same time launching its latest DSP architecture, dubbed CEVA-X. The name change, effective in early December, is part of the company's strategy to focus on DSP cores and integrated application technologies, where it has the greatest market strength and potential. Chet Silvestri, CEO of ParthusCeva, said, “With our enhanced strategic focus, effective branding and a range of DSP-centric new technologies, which we will launch in the coming quarters, we expect to further consolidate our position as the leading licensor of DSP to the industry.” Details of the company's CEVA-X DSParchitecture and the first CEVA-X deployment are expected to be announced in early December. ParthusCeva was created in September 2002 through the merger of the IP licensing businesses of Parthus Technologies and the DSP Group to serve DSP-based appli cations in digital communications, wireless systems and multimedia devices. CEVA's technology, including the cores and IP, are licensed to over 100 global semiconductor and electronic equipment companies.
Related News
- CEVA Announces its Most Powerful and Efficient DSP Architecture to Date, Addressing the Massive Compute Requirements of 5G-Advanced and Beyond
- CEVA Announces Industry's First High Performance Sensor Hub DSP Architecture
- CEVA Unveils World's Most Powerful DSP Architecture
- CEVA Announces CEVA-BX, a New All-Purpose Hybrid DSP / Controller Architecture for Digital Signal Processing and Digital Signal Control in IoT devices
- CEVA Releases Architecture Enhancements for the CEVA-TeakLite-4 DSP Aimed at Further Improving Power Efficiency and Performance
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |