Digital Core Design announces new uCLinux testing platform for the D68000 Microprocessor Core
The main goal of using uCLinux was to show that D68000 microprocessor core is fully functional and well validated IP Core. For that purpose complete testing system has been built basing on STRATIX 1S10-6 FPGA board with some on-board memories and peripherals. The widely known Operating System for embedded solutions - uCLinux - has been used to run with D68000. Such combination of hardware and software creates useful and flexible platform with D68000 IP Core as main processor.
For more details about D68000 running uCLinux please check:
http://www.dcd.pl/dcdpdf/D68000_uCLinux.pdf - PDF document
http://www.dcd.pl/ashow.php?page=uclinux_d68000 - HTML version
About Digital Core Design
DCD provides a broad line of general-purpose IP cores, including 8-, 16- and 32-bit processors, peripherals, serial interfaces, floating point arithmetic units and floating point coprocessors. Formed in 1999 Digital Core Design is a privately held company with headquarter placed in Bytom Poland. Since starting of productivity in 1999 - DCD has established a reputation for highest-quality products, flexible licensing and quick and responsive technical support. Experience of our highly qualified engineers allow to produce IP's with highest on the market performance and smallest gate count. The number of DCD's customers is growing every month, makes our company leading IP provider.
|
Digital Core Design Hot IP
Related News
- Silvaco Expands its Victory TCAD and Digital Twin Modeling Platform to Planar CMOS, FinFET and Advanced CMOS Technologies
- Cadence Unveils Millennium Platform - Industry's First Accelerated Digital Twin Delivering Unprecedented Performance and Energy Efficiency
- OpenHW Group Announces CORE-V CVA6 Platform Project for RISC-V Software Development & Testing
- Siemens' Calibre platform now certified for IFS' Intel 16 process technology
- Siemens advances intelligent custom IC verification platform with new, AI-powered Solido Design Environment
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |