OCP-IP Announces On-time Delivery of SystemC Transactional Models
PORTLAND, ORE. — January 19, 2004 — Open Core Protocol International Partnership (OCP-IP) today announced the availability of OCP 2.0 compliant transactional model implemented in SystemC. The models standardize the way OCP-based communication is modeled at various abstraction levels, and their availability ensures increased model interoperability and reusability.
Work on the project was spearheaded by Nokia, in collaboration with Prosilog, Sonics Inc. and Synopsys. The models provide an OCP point-to-point channel model for SystemC, which can be used to connect SystemC behavioral models with each other, as well as to complex interconnect models. The latest version of the OCP 2.0 compliant SystemC transaction model library now contains an easy-to-use OCP API.
"By providing a standardized OCP-based communication model, designers no longer need to independently resolve how to implement interface protocols and test these implementations," said Ian Mackintosh president of OCP-IP. "The models further extend the high level support and tools OCP-IP provides to members, allowing them to focus on their critical design goals and maximize their ROI."
The channel model is based on a generic communication channel released by the OCP-IP working group to the OSCI and is user customizable. The data interface models are now available to members and non-members alike through the OCP-IP Web site at www.ocpip.org/socket/systemc.
"OCP has a robust, thriving infrastructure driven by many independent companies providing leading-edge services and products," said Mackintosh. "We are proud of the tremendous work completed by our System-Level Design Working Group to again ensure the on-time delivery of these models."
"The new transactional channel brings us even greater system-level model interoperability and reusability as a part of the OCP socket," said Anssi Haverinen, senior specialist at Nokia Mobile Phones. "It was a pleasure leading the collaboration between such productive members of OCP-IP's System-Level Design Working Group."
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP) was announced in December 2001 to promote and support the open core protocol (OCP) as the complete socket standard that ensures rapid creation and integration of interoperable virtual components. OCP-IP’s Governing Steering Committee participants are: Nokia [NYSE: NOK], Texas Instruments [NYSE: TXN], STMicroelectronics [NYSE: STM], United Microelectronics Corporation [NYSE: UMC], Sonics, and other industry leading companies. OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed core-centric protocol that comprehensively fulfills system-level integration requirements. The OCP facilitates IP core reusability and reduces design time and risk, along with manufacturing costs for SoC designs. VSIA endorses the OCP socket, and OCP-IP is an Adoption Group of the VSI Alliance. For additional background and membership information, visit www.OCPIP.org.
###
|
Related News
- OCP-IP Announces the Release of Updated OCP SystemC Transactional Channel Models
- OCP-IP Provides Virtual Platform Leveraging Advanced OCP SystemC TLM Modeling Kit
- Evatronix joins OCP-IP to provide designers with better design reusability and faster time-to-market
- Synopsys and OCP-IP Members Jointly Develop SystemC Modeling Methodology for OCP-Based SoC Design
- OCP-IP Releases OCP Debug Socket Specification 2.0
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |