ST product managers freed to outsource chip making
ST product managers freed to outsource chip making
By Peter Clarke, Silicon Strategies
February 6, 2004 (2:34 a.m. EST)
URL: http://www.eetimes.com/story/OEG20040205S0014
LONDON Pasquale Pistorio, chief executive officer of STMicroelectronics, has instructed product line managers that they can have chips manufactured outside the organization if it can be done more cost effectively. The move is intended to make sure ST's manufacturing operations remain globally competitive, although a theoretical "open market" in manufacturing can sometimes produce anomalies, according to Jim Nicholas, R&D design director for ST's DVD division. "The CEO has passed a message that we can go outside, if internal fabs are not competitive," Nicholas said, speaking at a London press conference organized by Cadence Design Systems Inc. Economic incentives are being offered to chip makers to design with 90-nm process technologies because fabs and foundries have invested in the capability. They also want design groups to migrate to fabs and foundries. Nicholas said he saw little immediate need to go to 90-nm process technol ogy as progress could be made at the 130-nm process technology node more easily through improved architectures and by adding features through software programmability. "I am reticent about being in 90-nm, but the plant people are starting to make it look a lot more attractive," said Nicholas.
Related News
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |