RT-640 Programmable Root-of-Trust Security Processor for Automotive ASIL-B-ready
Antrim, Xpedion to ink system-level tool deal
![]() |
Antrim, Xpedion to ink system-level tool deal
By Stephan Ohr, EE Times
May 15, 2001 (4:46 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010514S0073
SCOTTS VALLEY, Calif. Antrim Design Systems and Xpedion Design Systems this week will announce a technology development agreement on analog and mixed-signal design tools. Under the terms of their agreement, Xpedion's RF simulation and modeling tools will be incorporated in Antrim's design and modeling framework. The companies believe this will produce a comprehensive design flow for RF and mixed-signal designs. The goal of the partnership is to provide system-level modeling for wireless systems like cell phones. "We want to simulate an entire system from RF input to audio output," said Richard Curtin, vice president of sales and marketing for Xpedion (Santa Clara, Calif.). As a first step, the companies will integrate the Xpedion GoldenGate family of RF modeling tools with Antrim's family of mixed-signal development tools. The Antrim-ACV will handle time-domain analysis, and Xpedion's GoldenGate will provide frequency-domain analy sis. While the initial marriage will produce a "glued" simulator one part simulating low-frequency analog, the other simulating high-frequency RF the vision calls for a totally integrated product, said Nelson Seiden, director of marketing for Antrim (Scotts Valley). Xpedion's GoldenGate uses neural net technology to generate RF models that can easily be integrated into a Verilog-A-based simulator, Seiden said, then into the Antrim-AMS simulator for full chip-level analysis. Antrim hopes to demonstrate the companies' glued simulator for the first time at the Microwave Technology and Techniques Symposium in Phoenix next week.
Related News
- Altera Launches Embedded Initiative with New System Level Integration Tool for Embedded Systems Configurability
- Carbon Design Systems Adds Co-Simulation Model Library to Expanding System-Level Validation Tool Suite
- Altera SOPC Builder Tool Extends System-Level Design Lead With Third Embedded Soft Processor Option
- Synplicity Introduces System Designer: System-Level Implementation and IP Integration Tool for FPGA Design
- CoreConsole Tool Simplifies Creation of FPGA-Based System-Level Designs
Breaking News
- eInfochips Wins Design Services Company of the Year Award from IESA
- Samsung Foundry Certifies Analog FastSPICE Platform from Siemens for Early Design Starts on 3nm GAA Process Technology
- Silvaco Acquires Physical Verification Solution Provider POLYTEDA CLOUD LLC
- Arasan announces its Total eMMC IP solution for TSMC 22nm process
- MediaTek Launches 6nm Dimensity 1200 Flagship 5G SoC with Unrivaled AI and Multimedia for Powerful 5G Experiences
Most Popular
- Cadence to Acquire NUMECA to Expand System Analysis Capabilities with Computational Fluid Dynamics
- Arasan announces its Total eMMC IP solution for TSMC 22nm process
- Dual Mode Bluetooth v5.2 SW Link Layer, Protocol Stack SW, Profiles licensed for ultra-low power 22nm True Wireless (TWS) Earbuds SoC
- Industry R&D Spending To Rise 4% After Hitting Record in 2020
- Silvaco Acquires Physical Verification Solution Provider POLYTEDA CLOUD LLC
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |