1-112Gbps Medium Reach (MR) and Very Short Reach (VSR) SerDes
Xilinx Enables Next Generation Networking & Telecom Systems by Delivering Traffic Management Solutions
XILINX and AMIRIX deliver reference designs for ingress and egress queuing
SAN JOSE, Calif., March 1, 2004 – Xilinx, Inc. (NASDAQ: XLNX), the world leader in programmable logic solutions and AMIRIX Systems, a leading provider of embedded systems design services, today announced a technology breakthrough for the metro and edge equipment markets. The collaboration between the two companies has created a readily available, free of charge, fully functional reference design that will allow queue management support from 256 to 64K per flow queues and segmentation and reassembly (SAR). Additionally, class-based Weighted Random Early Discard (WRED) has been addressed in this design to prevent queue congestion.
This design takes advantage of the Xilinx Virtex-II and Virtex-II Pro high density and high performance FPGA fabric, embedded memory, and SelectIO™ parallel I/O technology to deliver a flexible solution. Utilizing the Virtex-II Pro platform, this reference design allows for the fabric Maximum Transmission Unit (MTU) to configurable as 64 or 256 bytes. The queue manager interfaces directly with Xilinx’s mesh fabric reference design (via LocalLink) which was announced on February 17, 2004 and successfully demonstrated at the Intel Developers Forum in San Francisco.
"The Virtex-II Pro and the reference design forms an excellent traffic management platform which can be customized quickly to suit the needs of real world networking and telecom applications," said Bruce Oakley, director of embedded systems design at AMIRIX Systems.
“The SelectIO™ and PowerPC features in the Virtex-II Pro enable Xilinx to target markets such as metro and edge access with performance programmable solutions,” said Robert Bielby, senior director of Strategic Solutions Marketing at Xilinx. “The AMIRIX and Xilinx teams partnered together effectively to deliver this solution.”
Pricing and Availability
The Queue Manager Reference Design is free and fully documented. All documentation and design files are available free of charge and can be easily access after registering at the Xilinx website at http://www.xilinx.com/esp/networks_telecom/optical/xlnx_net/qmrd.htm.
Xilinx Online Resource for Traffic Management Solutions Design
In addition to providing high performance silicon, software, and IP, the Xilinx eSP web portal (www.xilinx.com/esp) is a proven resource for engineers with over seven million visits since its introduction. The latest segment of the eSP web portal is dedicated to accelerating the development of Traffic Management Solutions and optical networking products.
About AMIRIX
Founded in 1981, AMIRIX provides custom embedded systems design services for electronic product realization. Core capabilities include high performance board design and integration, programmable logic design, and embedded software design. AMIRIX solutions are flexible, time-to-market efficient, cost effective, and are found in defense, aerospace, medical applications and communications platforms. AMIRIX is also a Xilinx XPERTS Certified Diamond third party design partner. For more information, visit http://www.amirix.com/.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. Fore more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Intilop releases their 7 Gen. 1024 Full TCP & UDP Session Hardware Accelerator that requires no external memory on Altera & Xilinx FPGAs for all Hyper Performance Networking Systems
- Intilop delivers their Enhanced 16 Thousand TCP & UDP Session Hardware Accelerator on Altera and Xilinx FPGAs targeted towards all Hyper Performance Networking Systems
- Eutecus Multi-core Video Analytics Engine enables traffic management solution
- Xilinx Enables Industrial Networking, Motor Control and Machine Vision Through Latest Generation Targeted Design Platforms
- Xilinx Enables Leading Wireless Platform & Semiconductor Company to Speed Wireless Products to Market With FPGA-Based Prototyping System
Breaking News
- Rambus Delivers 6400 MT/s DDR5 Registering Clock Driver to Advance Server Memory Performance
- GreenWaves Technologies announces a €20M financing
- Xfuse, LLC Phoenix ISP Now Available as a Download for AMD Kria KV260 Vision AI Starter Kit
- UMC and Cadence Collaborate on 3D-IC Hybrid Bonding Reference Flow
- Siemens advances integrated circuit verification with new, data-driven Questa Verification IQ software
Most Popular
- Intel kills its RISC-V Pathfinder development kit programme
- Faraday Announces Multi-site Manufacturing Support in ASIC
- Weebit Nano nears productisation, negotiating initial customer agreements
- EU Parliament Adopts Position on Chips Act
- Siemens advances integrated circuit verification with new, data-driven Questa Verification IQ software
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |