English
Prosilog selects Avertec's HiTAS to qualify Memory Controller IPs
Paris, France- February 11, 2004 - Avertec today announced that Prosilog has chosen HiTAS, Avertec’s innovative timing platform, to characterize and qualify its DDR memory Controller family. Prosilog provides a family of multi-channels DDR-SDRAM memory controllers. These controllers are used to share between different subsystems the access to an external DDR memory.
“With this kind of design, there are a lot of asynchronous events and signal stability issues around the different interfaces. HiTAS from Avertec gives us the capability to quickly characterize our IP in a very accurate way over different technology processes” says Cyril Spasevski, project manager of Prosilog. “The timing analysis provided by HiTAS allows us to improve the performance of the arbitration scheme between the channels of the memory controller.”
About Prosilog
Prosilog SA is a privately held company founded in November 2000, with offices in Cergy-Préfecture, near Paris, France. The company develops innovative RTL and system level design EDA tools, as well as soft IP cores to help SoC designers reduce the product design cycle. Prosilog provides solutions to automate the design and verification phases of SoC design.
Prosilog SA is a member of the EDA consortium, the Virtual Socket Interface Association (VSIA), the Open SystemC Initiative (OSCI), as well as a member of the system level design working group in the Open Core Protocol International Partnership (OCP-IP).
www.prosilog.com
About Avertec
Avertec SA is a privately held company created in 1998. It is headquartered in the Paris area, France, has a sales office in San Jose, California and represented by distributors in Asia. Its mission is to provide solutions for the back-end verification of complex designs. The company develops and commercializes solutions for Timing, Crosstalk, Power and IR Drop analysis.
Avertec has an innovative Transistor level methodology based on proven HiTAS and YAGLE platforms. Realistic full chip validation is provided by combining Static and Dynamic analysis of an abstracted Timing and/or Functional model that is close to the physical implementation.
www.avertec.com
“With this kind of design, there are a lot of asynchronous events and signal stability issues around the different interfaces. HiTAS from Avertec gives us the capability to quickly characterize our IP in a very accurate way over different technology processes” says Cyril Spasevski, project manager of Prosilog. “The timing analysis provided by HiTAS allows us to improve the performance of the arbitration scheme between the channels of the memory controller.”
About Prosilog
Prosilog SA is a privately held company founded in November 2000, with offices in Cergy-Préfecture, near Paris, France. The company develops innovative RTL and system level design EDA tools, as well as soft IP cores to help SoC designers reduce the product design cycle. Prosilog provides solutions to automate the design and verification phases of SoC design.
Prosilog SA is a member of the EDA consortium, the Virtual Socket Interface Association (VSIA), the Open SystemC Initiative (OSCI), as well as a member of the system level design working group in the Open Core Protocol International Partnership (OCP-IP).
www.prosilog.com
About Avertec
Avertec SA is a privately held company created in 1998. It is headquartered in the Paris area, France, has a sales office in San Jose, California and represented by distributors in Asia. Its mission is to provide solutions for the back-end verification of complex designs. The company develops and commercializes solutions for Timing, Crosstalk, Power and IR Drop analysis.
Avertec has an innovative Transistor level methodology based on proven HiTAS and YAGLE platforms. Realistic full chip validation is provided by combining Static and Dynamic analysis of an abstracted Timing and/or Functional model that is close to the physical implementation.
www.avertec.com
|
||||||
Related News
- Mobiveil's PSRAM Controller IP Lets SoC Designers Leverage AP Memory's Xccela x8/x16 250 MHz PSRAM Memory
- 28FDSOI "SoC White Box" SERDES & Controller IPs' are available for immediate licensing
- OPENEDGES' Memory Subsystem IP - DDR Controller & NoC interconnect licensed for high end 4K multimedia SoC
- eASIC Licenses Mobiveil's Universal Multiport Memory Controller IP
- Open-Silicon Announces Availability of World's First HMC 2.0 Memory Controller IP
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
|
E-mail This Article | 
|
|
Printer-Friendly Page |