English
Secure-IC's Securyzr(TM) Network Security Crypto Accelerator
Prosilog selects Avertec's HiTAS to qualify Memory Controller IPs
Paris, France- February 11, 2004 - Avertec today announced that Prosilog has chosen HiTAS, Avertec’s innovative timing platform, to characterize and qualify its DDR memory Controller family. Prosilog provides a family of multi-channels DDR-SDRAM memory controllers. These controllers are used to share between different subsystems the access to an external DDR memory.
“With this kind of design, there are a lot of asynchronous events and signal stability issues around the different interfaces. HiTAS from Avertec gives us the capability to quickly characterize our IP in a very accurate way over different technology processes” says Cyril Spasevski, project manager of Prosilog. “The timing analysis provided by HiTAS allows us to improve the performance of the arbitration scheme between the channels of the memory controller.”
About Prosilog
Prosilog SA is a privately held company founded in November 2000, with offices in Cergy-Préfecture, near Paris, France. The company develops innovative RTL and system level design EDA tools, as well as soft IP cores to help SoC designers reduce the product design cycle. Prosilog provides solutions to automate the design and verification phases of SoC design.
Prosilog SA is a member of the EDA consortium, the Virtual Socket Interface Association (VSIA), the Open SystemC Initiative (OSCI), as well as a member of the system level design working group in the Open Core Protocol International Partnership (OCP-IP).
www.prosilog.com
About Avertec
Avertec SA is a privately held company created in 1998. It is headquartered in the Paris area, France, has a sales office in San Jose, California and represented by distributors in Asia. Its mission is to provide solutions for the back-end verification of complex designs. The company develops and commercializes solutions for Timing, Crosstalk, Power and IR Drop analysis.
Avertec has an innovative Transistor level methodology based on proven HiTAS and YAGLE platforms. Realistic full chip validation is provided by combining Static and Dynamic analysis of an abstracted Timing and/or Functional model that is close to the physical implementation.
www.avertec.com
“With this kind of design, there are a lot of asynchronous events and signal stability issues around the different interfaces. HiTAS from Avertec gives us the capability to quickly characterize our IP in a very accurate way over different technology processes” says Cyril Spasevski, project manager of Prosilog. “The timing analysis provided by HiTAS allows us to improve the performance of the arbitration scheme between the channels of the memory controller.”
About Prosilog
Prosilog SA is a privately held company founded in November 2000, with offices in Cergy-Préfecture, near Paris, France. The company develops innovative RTL and system level design EDA tools, as well as soft IP cores to help SoC designers reduce the product design cycle. Prosilog provides solutions to automate the design and verification phases of SoC design.
Prosilog SA is a member of the EDA consortium, the Virtual Socket Interface Association (VSIA), the Open SystemC Initiative (OSCI), as well as a member of the system level design working group in the Open Core Protocol International Partnership (OCP-IP).
www.prosilog.com
About Avertec
Avertec SA is a privately held company created in 1998. It is headquartered in the Paris area, France, has a sales office in San Jose, California and represented by distributors in Asia. Its mission is to provide solutions for the back-end verification of complex designs. The company develops and commercializes solutions for Timing, Crosstalk, Power and IR Drop analysis.
Avertec has an innovative Transistor level methodology based on proven HiTAS and YAGLE platforms. Realistic full chip validation is provided by combining Static and Dynamic analysis of an abstracted Timing and/or Functional model that is close to the physical implementation.
www.avertec.com
|
||||||
Related News
- Mobiveil's PSRAM Controller IP Lets SoC Designers fully Leverage AP Memory's Ultra High Speed (UHS) PSRAM Memory
- OPENEDGES' Memory Subsystem IPs Selected by ASICLAND for Next-gen AI Applications
- Mobiveil's PSRAM Controller IP Lets SoC Designers Leverage AP Memory's Xccela x8/x16 250 MHz PSRAM Memory
- 28FDSOI "SoC White Box" SERDES & Controller IPs' are available for immediate licensing
- OPENEDGES' Memory Subsystem IP - DDR Controller & NoC interconnect licensed for high end 4K multimedia SoC
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
|
E-mail This Article | 
|
|
Printer-Friendly Page |