High Cost of SOC Forces Look at system-in-package (SiP)
Electronics Weekly
The increasingly prohibitive cost of SOCs is forcing companies to use the system-in-package (SiP) approach of stacking die.
"Something has to be done to overcome the fundamental problem of SOC, which is its rapidly increasing cost and, compared with SOC, SiP is low-cost and with short time-to-market," said Tsugio Makimoto, corporate adviser at Sony.
Read more ...
Related News
- Sequans Provides Chips to USI to Develop Mobile WiMAX End User Devices and System-in-Package (SIP) Modules
- Fukuoka Intelligent Cluster Laboratory Chooses eASIC’s Nextreme Devices for its Unique System-in-Package (SiP) Development
- Pressures tilt wireless apps toward System-in-Package (SiP)
- Inapac Technology Releases New DRAM IP Designs Optimized for System-in-Package (SiP) Applications
- System-in-package (SIP) may not be that simple
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |