Tower Semiconductor Raises Its Q-1 Revenue Guidance
Revised Revenues Range Between $26.5 and $27.5 Million
MIGDAL HAEMEK, Israel--(BUSINESS WIRE)--March 18, 2004 -- Tower Semiconductor Ltd. (NASDAQ: TSEM, TASE: TSEM) announced today that it currently expects its Q-1 2004 revenues to be in the range of $26.5 million and $27.5 million, up from previously expected Q-1 2004 revenues, which were in the range of $23 million and $25 million.
About Tower Semiconductor Ltd.
Tower Semiconductor Ltd. is a pure-play independent wafer foundry established in 1993. The company manufactures integrated circuits with geometries ranging from 1.0 to 0.18 microns; it also provides complementary manufacturing services and design support. In addition to digital CMOS process technology, Tower offers advanced non-volatile memory solutions, mixed-signal and CMOS image-sensor technologies. To provide world-class customer service, the company maintains two manufacturing facilities: Fab 1 has process technologies from 1.0 to 0.35 microns and can produce up to 16,000 150mm wafers per month. Fab 2 features 0.18-micron and below process technologies, including foundry-standard technology, and will offer full production capacity of 33,000 200mm wafers per month. The Tower Web site is located at www.towersemi.com.
Safe Harbor
This press release includes forward-looking statements, which are subject to risks and uncertainties. Actual results may vary from those projected or implied by such forward-looking statements. Potential risks and uncertainties include, without limitation, risks and uncertainties associated with: (i) the completion of the equipment installation, technology transfer and ramp-up of production in Fab 2, (ii) having sufficient funds to complete the Fab 2 project, (iii) the cyclical nature of the semiconductor industry and the resulting periodic overcapacity, (iv) operating our facilities at satisfactory utilization rates, (v) our ability to capitalize on increases in demand for foundry services, (vi) meeting the conditions to receive Israeli government grants and tax benefits approved for Fab 2 and obtaining the approval of the Israeli Investment Center to extend the five-year investment period under our Fab 2 approved enterprise program and of amendments to our modified business plan, (vii) attracting additional customers, (viii) not receiving orders from our wafer partners and technology providers, (ix) failing to maintain and develop our technology processes and services, (x) competing effectively, (xi) our large amount of debt and our satisfying the covenants set forth in our amended facility agreement, and (xii) achieving acceptable device yields, product performance and delivery times (xiii) the completion of the documentation for the Siliconix agreement. A more complete discussion of risks and uncertainties that may affect the accuracy of forward-looking statements included in this press release or which may otherwise affect our business is included under the heading "Risk Factors" in our most recent Annual Report on Form 20-F and in our Form F-3, as amended, as were filed with the Securities and Exchange Commission and the Israel Securities Authority.
|
Related News
- SMIC Raises First Quarter 2012 Revenue and Gross Margin Guidance
- Lattice Semiconductor Reports First Quarter 2011 Results; Exceeds High-End of Prior Revenue Guidance
- Tower Semiconductor Announces Higher Third Quarter Revenue Guidance
- Lattice Semiconductor Announces Business Update for Second Quarter; Raises Revenue Guidance
- Tower Semiconductor Begins Production of Biomorphic's 2.0 and 1.3-Megapixel CMOS Image Sensors for Cell Phones
Breaking News
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Creonic Introduces Doppler Channel IP Core
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
- YorChip and ChipCraft announce low-cost, high-speed 200Ms/s ADC Chiplet
Most Popular
- Imagination pulls out of RISC-V CPUs
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- BrainChip Brings Neuromorphic Capabilities to M.2 Form Factor
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
E-mail This Article | Printer-Friendly Page |