Commentary: Spec raises bar for IP and SoC verification

![]() ![]() | |
EE Times: Latest News Spec raises bar for IP and SoC verification | |
Thomas L. Anderson (03/18/2004 8:00 PM EST) URL: http://www.eetimes.com/showArticle.jhtml?articleID=18400922 | |
Everyone knows that design reuse is essential for system-on-chip (SoC) development and that functional verification consumes the largest portion of the development process. Reuse of blocks from previous-generation chips or related chips within the same organization is universal, and acquisition of design IP from internal or external sources is quite common among SoC design teams. Although reuse shortens the design time, verification takes 60-80% of the development effort for most SoC projects and functional verification is the dominant task. Most other verification tasks are highly automated; for example equivalence checking and most physical verification steps require relatively little user interaction. However, the process of developing verification models, writing tests, setting up for testbench automation, and debugging test results is enormously time-consuming. | |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |

Related News
- Breker Verification Systems Unveils Easy-To-Adopt Integrity FASTApps Targeting RISC-V Processor Core, SoC Verification Scenarios
- Aniah raises €6 million to speed up the deployment of its verification and design support software for semiconductors
- Cadence Accelerates Hyperscale SoC Design with Industry's First Verification IP and System VIP for CXL 3.0
- Breker Verification Systems and Codasip Announce Cooperation to Drive Open, Commercial-Grade RISC-V SoC Verification Processes
- Breker Verification Systems Joins RISC-V International as a Strategic Member to Drive Cache Coherency and SoC Integration Verification Methodologies
Breaking News
- EU Parliament Adopts Position on Chips Act
- Linaro to Acquire Arm Forge Software Tools Business
- Intel kills its RISC-V Pathfinder development kit programme
- BrainChip Tapes Out AKD1500 Chip in GlobalFoundries 22nm FD SOI Process
- Gidel introduces groundbreaking edge computer with NVIDIA Jetson Orin NX system-on-module and high-bandwidth camera frame grabber for real-time image acquisition compute and AI processing
Most Popular
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |