Commentary: Developers Look Set to increase FPGA IP Costs
Electronics Weekly
The cost of designing specialist intellectual property into FPGAs may have to increase as independent IP developers look at ways to lift margins.
The implication is that it could increase the up-front engineering cost of designing an FPGA.
"The FPGA industry is starting to hit some ASIC-like cost issues," said Alan Matthews, European marketing director at Xilinx.
Read more ....
Related News
- Dolphin Design chooses DEFACTO's SoC Compiler 9.0: a turnkey methodology to reduce project costs and increase team efficiency
- Imperas releases free ISS for RISC-V CORE-V developers in the OpenHW ecosystem
- Nextera Video and Adeas Announce SDI Core, SMPTE ST 2022-8, and NMOS IS-09 as the Latest Additions to their Industry-Leading SMPTE ST 2110 Video over IP FPGA Core Set
- The Industry's First SoC FPGA Development Kit Based on the RISC-V Instruction Set Architecture is Now Available
- Lattice and SiFive Announce Collaboration to Allow Lattice FPGA Developers Easy Access to RISC-V Processors
Breaking News
- Faraday Adds QuickLogic eFPGA to FlashKit‑22RRAM SoC for IoT Edge
- Xylon Introduces Xylon ISP Studio
- Crypto Quantique announces QRoot Lite - a lightweight and configurable root-of-trust IP for resource-constrained IoT devices
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
Most Popular
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- M31 Collaborates with TSMC to Advance 2nm eUSB2 IP Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |