English
Commentary: Developers Look Set to increase FPGA IP Costs
By Richard Wilson -- 4/1/2004
Electronics Weekly
The cost of designing specialist intellectual property into FPGAs may have to increase as independent IP developers look at ways to lift margins.
The implication is that it could increase the up-front engineering cost of designing an FPGA.
"The FPGA industry is starting to hit some ASIC-like cost issues," said Alan Matthews, European marketing director at Xilinx.
Read more ....
Electronics Weekly
The cost of designing specialist intellectual property into FPGAs may have to increase as independent IP developers look at ways to lift margins.
The implication is that it could increase the up-front engineering cost of designing an FPGA.
"The FPGA industry is starting to hit some ASIC-like cost issues," said Alan Matthews, European marketing director at Xilinx.
Read more ....
Related News
- Dolphin Design chooses DEFACTO's SoC Compiler 9.0: a turnkey methodology to reduce project costs and increase team efficiency
- Imperas releases free ISS for RISC-V CORE-V developers in the OpenHW ecosystem
- Nextera Video and Adeas Announce SDI Core, SMPTE ST 2022-8, and NMOS IS-09 as the Latest Additions to their Industry-Leading SMPTE ST 2110 Video over IP FPGA Core Set
- The Industry's First SoC FPGA Development Kit Based on the RISC-V Instruction Set Architecture is Now Available
- Lattice and SiFive Announce Collaboration to Allow Lattice FPGA Developers Easy Access to RISC-V Processors
Breaking News
- Launching MosChip DigitalSky™ for Building Connected Intelligent Enterprises
- Crypto Quantique collaborates with ADLINK to simplify and enhance device security in industrial PCs
- Xiphera Partners with IPro for the Israeli Chip Design Market
- Siemens collaborates with GlobalFoundries to certify Analog FastSPICE for the foundry's high-performance processes
- EXTOLL collaborates with Frontgrade Technologies for High-Speed SerDes IP
Most Popular
- BrainChip Introduces Lowest-Power AI Acceleration Co-Processor
- Launching MosChip DigitalSky™ for Building Connected Intelligent Enterprises
- Siemens collaborates with GlobalFoundries to certify Analog FastSPICE for the foundry's high-performance processes
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Crypto Quantique collaborates with ADLINK to simplify and enhance device security in industrial PCs
|
E-mail This Article | 
|
|
Printer-Friendly Page |