Altera Benchmarks Demonstrate Clear Performance Leadership in High-Performance FPGA Market
San Jose, Calif., April 5, 2004—Altera Corporation (NASDAQ: ALTR) today released benchmark results that clearly establish the new Stratix® II FPGA family as the industry’s performance leader, out-performing Virtex-II Pro by an average of 50 percent. Delivering increased performance has become significantly more challenging at the 90 nm process node due to the need to balance increased power consumption against higher performance design targets. As a result, the only practical way to dramatically elevate FPGA performance while transitioning to 90 nm is to develop a new performance-optimized logic structure, such as the adaptive logic module (ALM) in Stratix II devices.
When customers are involved in the definition of a product, great products emerge. Density, features, cost, and performance were defined for both the Stratix and Stratix II architectures through 6 months of customer interaction during the product planning phase for each product family. “Our customers are our secret weapon,” said Erik Cleage, senior vice president of marketing at Altera. “Getting them involved at the definition stage is a key reason that we were able to develop these stellar products.” The benchmarks described below validate the success of this strategy.
Benchmark Results and Methodology Made Available
This benchmark analysis was performed using a suite of approximately 75 customer designs synthesized using Synplify 7.5.0 from Synplicity coupled into Altera Quartus® II version 4.0 and Xilinx ISE version 6.2 place-and-route software. Results were generated using both “least-effort” and “best-effort” settings in the development tools representing novice and expert users. This benchmark analysis demonstrates that the new 90 nm Stratix II family outperforms Virtex-II Pro FPGAs by 70 percent on average with the “least-effort” settings. In the “best-effort” setting, results show a Stratix II performance advantage of 50 percent on average, documenting clear leadership in this high-performance segment of the market. This same analysis between the original Stratix FPGAs and Virtex-II Pro devices in the “best-effort” settings showed a performance advantage for Stratix FPGAs. In the “least-effort” settings, Stratix devices outperformed Virtex-II Pro devices by 43 percent on average.
The objective of this analysis was to establish a repeatable benchmarking methodology representing best practices for optimizing design performance. Details on the methods used for this benchmark analysis and specific recommendations on establishing customer benchmarks will be discussed in a net seminar on April 8, 2004.
Register at www.altera.com/education/net_seminars/current/ns_0408.html. Additional information is also available on the Altera web site at www.altera.com.
About the Stratix II Device Family
Stratix II FPGAs are the industry’s biggest and fastest FPGAs. Developed with an innovative new logic structure, Stratix II devices offer over twice the logic density and 50 percent higher performance at 40 percent lower cost than first-generation Stratix devices. The Stratix II FPGA family is built on TSMC’s 90-nm, all-copper process, using low-k dielectric material on 300-mm wafers. The new logic structure allows designers to conserve device resources by packing more functionality into a smaller area. For more information about Stratix II devices, please visit www.altera.com/stratix2.
About Altera
Altera Corporation (NASDAQ: ALTR) is the world’s pioneer in system-on-a-programmable-chip (SOPC) solutions. Combining programmable logic technology with software tools, intellectual property, and technical services, Altera provides high-value programmable solutions to approximately 14,000 customers worldwide. More information is available at www.altera.com.
###
|
Intel FPGA Hot IP
Related News
- Mentor Graphics and Altera announce Catapult C Synthesis Accelerated Libraries for High-Performance DSP Hardware in FPGA
- Xilinx Targets $2 Billion High-Performance DSP Market With FPGA Industry's First Application-Optimized Solution Roadmaps
- Altera Customers Achieve Industry Milestone - Realizing 2X Core Performance Gain with Stratix 10 FPGAs and SoCs
- Altera to Build Next-Generation, High-Performance FPGAs on Intel's 14 nm Tri-Gate Technology
- Altera Ships Arria II GX FPGAs: High-Performance, Low-Cost Transceiver FPGAs for 3-Gbps Applications
Breaking News
- TSMC September 2024 Revenue Report
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Intel, TSMC to detail 2nm processes at IEDM
- SensiML Expands Platform Support to Include the RISC-V Architecture
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
Most Popular
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |