Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
Xilinx offers migration kit to Altera customers
Xilinx offers migration kit to Altera customers
By Michael Santarini, EE Times
May 1, 2001 (12:43 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010430S0105
SAN MATEO, Calif. Xilinx Inc. (San Jose, Calif.) will introduce an Altera-to-Xilinx design migration kit this week that will allow users of Altera Corp. parts and Max+plus II software to transfer their designs to Xilinx's Integrated Synthesis Environment (ISE) tool flow. As an incentive, Xilinx is offering a $100 Amazon.com gift certificate to any user who demonstrates a faster run time in an Altera device created with Altera's Quartus II software versus a competing Xilinx part. The migration kit is targeted to Max+plus II customers because "most Altera customers are still using Altera's older Max+plus II software," said Richard Sevcik, Xilinx senior vice president of software. Sevcik said that Altera customers should already have copies of Quartus II or can get a trial version from Altera. "I think Max+plus II users will also find that [it] is easier to port their designs to ISE than it is to port them to Quartus II," he added. After a d isappointing first quarter, Altera admitted this month that it lost ground to Xilinx in part because of the slower place and route compile times of Altera's Quartus I PLD design software. But Altera is publicly claiming that it has surpassed Xilinx compile times with Quartus II. Altera now claims that Quartus II compile times are the fastest in the industry and that resulting design performance, measured in the frequency achieved, also increases when compared with earlier software. In addition to details on the gift certificate offer, the Xilinx kit includes documentation and a demo on how Altera Max+plus II customers can migrate their designs to Xilinx ISE flows. The kit also includes a voucher offering Altera users a $500 discount on the purchase of Xilinx's ISE Elite product, which the company sells for $3,495. Rules of the program are located at the Xilinx Web site.
Related News
- austriamicrosystems HIT-Kit offers comprehensive cell libraries to foundry customers free of charge
- Bluespec, Inc. Releases Ultra-Low Footprint RISC-V Processor Family for Xilinx FPGAs, Offers Free Quick-Start Evaluation.
- Pinnacle Imaging Systems Announces Denali 3.0 Soft ISP & HDR Sensor Module for New Xilinx Kria SOM Platform and Vision AI Starter Kit
- Xilinx Introduces Kria Portfolio of Adaptive System-on-Modules for Accelerating Innovation and AI Applications at the Edge
- Mentor supports Xilinx Zynq UltraScale+ MPSoC Platform with updated embedded platform release
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |