ChipIdea announces the silicon validation of CI3261Ba, a dual 12-bit 50MS/s pipeline ADC
Update: MIPS Technologies Acquires Chipidea (August 27, 2007)
Porto Salvo, Portugal – 19 April 2004, ChipIdea Microelectrónica, S.A., a leading analog and mixed-signal IP and SOC solutions provider, announces the silicon validation of CI3261Ba - a dual 12-bit 50MS/s pipeline ADC in a compact footprint (3.96mm2) that features competitive power dissipation (180mW) and dynamic performance suitable for emerging Broadband Communications (e.g. Multi-Antenna WiFi) as well as Imaging and Instrumentation Applications.The dual ADC is designed in 0.25um, 1P3M, MiM, 2.5V CMOS technology and includes internally generated references. Operated at 50MS/s, it exhibits 0.3 LSB DNL, 1 LSB INL, 69 dB SNR and –78 dB THD leading to a global performance of 11.1 effective bits (ENOB).
For details, please visit
http://www.chipidea.com/website_45c/ciflash/2004_4/flashnews200404.html
|
Related News
- ChipIdea announces the silicon validation of CI3350hf, a Dual 8 Bit 105MHz Pipeline ADC
- CHIPIDEA Announces Silicon Validation of a Very Compact 90nm 10-bit /105MHz ADC
- New Qualified 12-bit Linear Half Duplex Voice Codec from Chipidea Microelectronics SA
- City Semiconductor Announces Leading-Edge 12-bit 2.5-GSPS SAR ADC IP in 40nm
- e2v and SP Devices working together to deliver the ultimate in high-performance ADC solutions
Breaking News
Most Popular
- Weebit Nano nears productisation, negotiating initial customer agreements
- GreenWaves Technologies announces a €20M financing
- Hardware Root of Trust: The Key to IoT Security in Smart Homes
- Rambus Delivers 6400 MT/s DDR5 Registering Clock Driver to Advance Server Memory Performance
- BrainChip Tapes Out AKD1500 Chip in GlobalFoundries 22nm FD SOI Process
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |