English
Xyalis offers unprecedented capabilities with its new GTmuch V6.0, multi-project wafer preparation and management system
GRENOBLE, France - April 26, 2004 - XYALIS announced today that it has shipped GTmuch V6.0, its next generation Multi-Project-Wafer (MPW) floorplanning and management tool.
Mask costs in the latest technologies become a key issue. This leads in new challenges in managing huge and heterogeneous databases. For prototyping, the adoption of MPW program allows dramatic cost saving by sharing these costs among multiple projects.
GTmuch
GTmuch is a specific tool for building and managing multi-project wafers masks. It provides advanced features to support complex reticule assembly constraints. GTmuch includes GDSII contributions validation prior database merging with name conflict resolutions, automatic placement optimization under parameterizable criteria, automatic metal-filling, final checks and MPW GDSII generation.
In addition to run time performance enhancements, this new release brings a new fully parameterizable graphic interface, and still, offers advanced scripting capabilities for process automation.
With this new version, GTmuch V6.0, now offer import/export capabilities based on industry standard XML format. User can interface with his preferred SQL compatible database and/or WEB based information system using simple standard procedure.
GTmuch generates a complete set of documentation in PDF or PS format for the different teams involved in the multi-project wafer such as reticule floorplan for designers, chip assembly/packaging resources as well as silicon area utilization for purchasing/billing department.
Availability
GTmuch is shipping today on 32-bit Linux, and 32-bit and 64-bits Solaris, HP-UX platforms. GTmuch price starts at $30.000 per year.
About Xyalis
XYALIS is a privately held company, founded in 1998, and located in Grenoble, France. XYALIS is the leading specialist in layout finishing and GDSII processing software. (www.xyalis.com)
Mask costs in the latest technologies become a key issue. This leads in new challenges in managing huge and heterogeneous databases. For prototyping, the adoption of MPW program allows dramatic cost saving by sharing these costs among multiple projects.
GTmuch
GTmuch is a specific tool for building and managing multi-project wafers masks. It provides advanced features to support complex reticule assembly constraints. GTmuch includes GDSII contributions validation prior database merging with name conflict resolutions, automatic placement optimization under parameterizable criteria, automatic metal-filling, final checks and MPW GDSII generation.
In addition to run time performance enhancements, this new release brings a new fully parameterizable graphic interface, and still, offers advanced scripting capabilities for process automation.
With this new version, GTmuch V6.0, now offer import/export capabilities based on industry standard XML format. User can interface with his preferred SQL compatible database and/or WEB based information system using simple standard procedure.
GTmuch generates a complete set of documentation in PDF or PS format for the different teams involved in the multi-project wafer such as reticule floorplan for designers, chip assembly/packaging resources as well as silicon area utilization for purchasing/billing department.
Availability
GTmuch is shipping today on 32-bit Linux, and 32-bit and 64-bits Solaris, HP-UX platforms. GTmuch price starts at $30.000 per year.
About Xyalis
XYALIS is a privately held company, founded in 1998, and located in Grenoble, France. XYALIS is the leading specialist in layout finishing and GDSII processing software. (www.xyalis.com)
|
||||||
Related News
- Europractice and UMC Offer 90nm Multi-Project Wafer Prototyping and Production Service
- SkyWater Launches Direct Multi Project Wafer (MPW) FastShuttle Program, Expanding Capabilities to Meet Growing Customer Momentum
- New automated online multi-project wafer quote system delivers instant pricing
- EnSilica teams with BaySand to provide ASIC UltraShuttle-65 multi-project wafer customers with configurable IP solutions
- BaySand to Initiate a Unique Low Cost Multi Project Wafer (MPW) Program That Redefines the Silicon Shuttle Concept
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
|
E-mail This Article | 
|
|
Printer-Friendly Page |