Inapac Technology Unveils Breakthrough Solution for Integrating DRAM in System-in-Package, Multichip Applications
Patented Approach Eliminates Memory Burn-In Requirements, Ensuring High Quality and Reliability at the Die Level
SAN JOSE, Calif., May 10 /PRNewswire/ -- Inapac Technology, Inc., the leading semiconductor company exclusively focused on DRAM for system-in-package (SiP) applications, today announced a breakthrough solution for integrating DRAM into advanced SiP applications. Using its proprietary wafer stress methodology called voltage induced burn-in emulation (VIBE(TM)), Inapac can provide high-performance DRAM dies for stackable and multichip applications. VIBE eliminates the requirement for industry standard, oven-based, burn-in stress testing, ensuring high quality and reliability at the die level, which enables the effective integration of complex DRAM into SiP. Inapac's stackable DRAM technology overcomes the primary barrier for space-efficient, economical SiP solutions in many of today's portable, high bandwidth, and media processing-intensive applications. This innovative new technology has been proven in design wins and through volume shipments to some of the largest semiconductor companies in the world.
To deliver ongoing size reductions while continuing to increase performance and functionality, manufacturers of mobile phones, flat panel displays, hard disk drives, and other electronic products are increasingly considering cost effective and advanced packaging technologies such as SiP, where multiple ICs and other components are integrated into a single package. In memory-intensive applications, integrating DRAM together with other ICs in SiP can significantly reduce footprint, improve signal integrity, reduce power consumption, increase bandwidth, lower cost, and improve reliability. However, conventional commodity DRAM often cannot be used for SiP integration, since it requires a post assembly burn-in process of 12-24 hours to reach a suitable quality level. By contrast, Inapac's DRAM dies designed specifically for SiP utilize embedded logic circuitry to ensure testing and quality at the die level without costly burn-in through the use of Inapac's VIBE methodology.
"To meet and exceed the demand for enhanced multimedia functionality such as imaging, video, and 3D gaming in next generation mobile handsets, we opted to integrate our SoC media processor into a SiP with stacked DRAM to maintain our 10x10mm footprint," said Richard Beriault, Director, Hardware Engineering, Atsana Semiconductor Corp. "Inapac met our needs with DRAM dies that provided for package optimization, SiP testing, quality and reliability, while achieving our overall cost requirements."
"We expect our revolutionary VIBE technology to be rapidly embraced by the industry, because it easily allows our customers to significantly improve the power, performance, and size ratio for their high speed and low power devices," asserted Jean-Pierre Braun, Inapac's President and CEO. "The technical and economic challenges facing the semiconductor industry require an entirely new direction and innovative solution. Our vision and products will help to guide the industry forward in this new direction, allowing even the industry's top players to realize new business opportunities and an even greater potential."
In addition to Atsana Semiconductor, Inapac's technology has also been proven in other SiP applications with major semiconductor manufacturers. The company offers stackable, SiP-optimized DRAM in sizes ranging from 16Mb to 128Mb, in bus widths from 16bits to 128bits, and is available with JEDEC or custom interfaces in high-speed or ultra low-power versions.
About Inapac
Inapac Technology, Inc. is the leading semiconductor company exclusively focused on DRAM for system-in-package (SiP) applications. Founded in 2000 by an expert team of DRAM specialists, Inapac has developed a family of unique die products architected and optimized for its target markets. Based on Inapac's patented VIBE(TM) technology, these die components are used by some of the largest semiconductor and systems companies in the world to enhance the performance and quality of some of their leading products, in particular in the cell phone, hard disk drive, and digital imaging markets. Inapac is headquartered in San Jose, California with additional offices in Boise, Idaho and Hsinchu, Taiwan. For more information, visit the company's website at http://www.inapac.com.
About Atsana Semiconductor
Atsana Semiconductor Corp. is a leader in the development of fully programmable, low-power consumption multimedia processors for wireless devices such as handsets, personal digital assistants (PDAs), and network cameras. The semiconductor company's array processing technology enables the creation of multimedia wireless devices that consume two to three times less power than solutions offered today. In addition, Atsana's processor enables better quality video encoding, supports higher resolution, and is easily scalable and programmable to support a myriad of multimedia applications and standards. Atsana is headquartered in Ottawa, Canada and has operations in Silicon Valley, California. For more information, visit http://www.atsana.com.
|
Related News
- Inapac Technology and ProMOS to Collaborate On 256Mb Mobile DDR DRAM for System-in-Package / Multi-Chip Package Applications
- Inapac Technology Releases New DRAM IP Designs Optimized for System-in-Package (SiP) Applications
- Arteris IP FlexNoC Interconnect and AI Package Licensed by Blue Ocean Smart System for AI Chips
- Dolphin Design unveils its innovative Energy Efficient Platforms, complete turnkey solutions for competitive SoC designs
- Cadence Unveils Clarity 3D Solver, Delivering Unprecedented Performance and Capacity for System Analysis and Design
Breaking News
- Cadence to Acquire NUMECA to Expand System Analysis Capabilities with Computational Fluid Dynamics
- Attopsemi Released White Paper "I-fuse - Most Reliable and Fully Testable OTP"
- Industry R&D Spending To Rise 4% After Hitting Record in 2020
- Powerful FPGA Design Creation and Simulation IDE Adds VHDL-2019 Support & OSVVM Enhancements
- Sondrel Selects Synopsys Fusion Design and Verification Platforms to Displace Legacy Design Tools
Most Popular
- TSMC to Kick off Mass Production of Intel CPUs in 2H21 as Intel Shifts its CPU Manufacturing Strategies, Says TrendForce
- TSMC Boosts Capital Expenditure Budget on Strong Outlook
- Gartner Says Worldwide Semiconductor Revenue Grew 7.3% in 2020
- Value of Semiconductor Industry M&A Agreements Sets Record in 2020
- Andes Technology and Rafael Microelectronics Announce a Strategic Partnership to Provide High Power Efficiency Wireless IP Solutions for IoT Devices
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |