English
Xyalis announce a new release of GTsmooth its density estimator and tiling engine
GRENOBLE, France - May 17, 2004 - XYALIS announced today that it has shipped GTsmooth V2.0, its next generation of model-based estimator and dummy tiles insertion tool.
Since 1995, a Chemical-Mechanical Polishing step has been adopted in the process to flatten wafer surface between each metal layer.
The approach of inserting "dummy" metal tiles in all empty areas is not satisfactory in some cases because it introduces to many parasitics.
Traditional methods have not been successful in solving this problem and It is necessary to use a model based algorithm to get the best results and to minimize the number of inserted tiles while achieving the highest yield.
GTsmooth, new graphical interface, provides now density maps of the chip, 3D representation of chip surface and 2D vertical cut curves for profile analysis with all measurements facilities. This new capability allows engineers to easily validate the chips or wafer database before processing and verify that target yields are achievable. This tool can be the foundation for a Go/No-Go test for CMP yields before chip processing.
This new tool has been validated and is in use at a number of foundries around the world. Several tier foundries are also evaluating this tool to measure the impact of dummies insertion with STI based processes.
A generic oxide CMP model can be provided as a foundation to accelerate a custom model development specifically adjusted to the target process. An STI model can be developed upon request.
Availability
GTsmooth is available today on 32-bit Linux, and 32-bit and 64-bit Solaris, HP-UX platforms. GTsmooth price starts at $30.000 per year.
About Xyalis
XYALIS is a privately held company, founded in 1998, and located in Grenoble, France. XYALIS is the leading specialist in layout finishing and GDSII processing software. (www.xyalis.com)
Since 1995, a Chemical-Mechanical Polishing step has been adopted in the process to flatten wafer surface between each metal layer.
The approach of inserting "dummy" metal tiles in all empty areas is not satisfactory in some cases because it introduces to many parasitics.
Traditional methods have not been successful in solving this problem and It is necessary to use a model based algorithm to get the best results and to minimize the number of inserted tiles while achieving the highest yield.
GTsmooth, new graphical interface, provides now density maps of the chip, 3D representation of chip surface and 2D vertical cut curves for profile analysis with all measurements facilities. This new capability allows engineers to easily validate the chips or wafer database before processing and verify that target yields are achievable. This tool can be the foundation for a Go/No-Go test for CMP yields before chip processing.
This new tool has been validated and is in use at a number of foundries around the world. Several tier foundries are also evaluating this tool to measure the impact of dummies insertion with STI based processes.
A generic oxide CMP model can be provided as a foundation to accelerate a custom model development specifically adjusted to the target process. An STI model can be developed upon request.
Availability
GTsmooth is available today on 32-bit Linux, and 32-bit and 64-bit Solaris, HP-UX platforms. GTsmooth price starts at $30.000 per year.
About Xyalis
XYALIS is a privately held company, founded in 1998, and located in Grenoble, France. XYALIS is the leading specialist in layout finishing and GDSII processing software. (www.xyalis.com)
|
||||||
Related News
- Tabula and Algo-Logic Collaborate to Release Second Generation Ternary Search Engine
- Intilop Corporation announces release of a whole new series of 4th Gen Ultra-Low latency; sub 100 ns, Full TCP Offload and UDP Offload Engines and System solutions for the entire Network Communication sector
- Lattice Announces Production Release of Highest Density LatticeECP3 FPGA
- Synfora Announces New Release of PICO Express -- Application Engine Synthesis for Fastest SoC Design
- XYALIS Announces GTsmooth, The First Hybrid Metal-Fill Tool
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
|
E-mail This Article | 
|
|
Printer-Friendly Page |