DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - 40nm LL
TransEDA Announces VN-Cover New Coverability Analysis Option to Guide Users to Full Coverage
In order to fulfill their test plan, most verification engineers have coverage targets to meet. In practice it is generally not a problem to reach 90% structural coverage, but it often turns out to be a real burden to find stimuli that trigger the remaining uncovered areas. Meeting the coverage goals can hence be a painful and time-consuming task. Moreover, setting a coverage target questions how coverage is measured. A coverage-driven verification methodology strongly relies on the correctness of coverage measurement. Accuracy is therefore critical to set reachable coverage goals and insure convergence of random or pseudo-random tests.
At DAC, TransEDA will be introducing a Coverability Analysis option to its best selling VN-Cover Coverage Analysis product. Coverability is a unique solution to TransEDA that improves coverage measurement accuracy and helps engineers to easily increase design coverage, thus saving days of work.
Coverability Analysis
"The ultimate goal for designers is to get 100% coverage. TransEDA has a unique solution to this problem by integrating formal techniques into our leading coverage tool", says Modesto Casas, responsible for Worldwide Sales and Marketing at TransEDA. "Where standard code coverage passively tells designers what is covered, our Coverability Analysis option actively guides them on how to reach full coverage using their existing design environment and without having to integrate multiple vendors' tools nor needing formal verification knowledge."
Coverability is a methodology that guides the designer on the shortest path to full coverage, filtering out unreachable design parts. Coverability Analysis enables users to check if the uncovered branches are reachable or not. If so, a VCD trace is provided to illustrate a possible scenario to cover each given branch. If part of the RTL is proven unreachable, the data provided by VN-Cover is updated to highlight uncoverable code and to feed back refined coverage ratio, thereby increasing coverage accuracy.
Coverability Analysis is fully integrated into VN-Cover, running automatically either on all remaining uncovered branches or on specific ones selected by the user via the GUI. Using the VN-Cover Coverability Analysis option, engineers can easily increase design coverage, thus saving days of work, without requiring prior experience with property checkers.
"We're very proud to announce this new Coverability Analysis option to VN-Cover at DAC 2004.", says Jean-Luc Bouvresse, C.E.O. of TransEDA. "Coverability Analysis is an important accomplishment resulting from the synergy between TransEDA's well established coverage products and TNI-Valiosys' formal verification techniques. This new solution is a direct result of the success of our merger."
"I'm very happy to provide our customers with the new functionality we promised them at DATE earlier this year.", continues Jean-Luc Bouvresse. "The VN-Cover Coverability Analysis option will have a direct and extremely positive impact on the efficiency of our customers during the verification phase, and will help them complete their projects with the highest level of confidence."
About VN-Cover Coverability Analysis Option
To increase coverage-driven verification effectiveness even further, unexercisable parts of the HDL code have to be filtered out to prevent erroneous analysis failures being reported and therefore improve coverage measurement accuracy.
The VN-Cover Coverability Analysis option has been developed to guide the user in this complex task. This option automatically deploys formal techniques to check for reachability of any uncovered parts of the code, either globally or on user-selected points. When uncoverable HDL parts have been found, they are highlighted and coverage ratios are updated. For points found to be coverable, the tool outputs a VCD trace and a test bench illustrating possible coverage scenarios.
Availability
Coverability Analysis is available now as an option to VN-Cover. North America and Europe price for this option is $15,000. For more information, contact your local representative.
TransEDA, the TransEDA logo and Verification From Concept to Reality are registered trademarks of TransEDA Technology Ltd. All other trademarks are the property of their respective owners.
|
Related News
- Mentor Graphics Announces TransEDA VN-Cover Emulator Support for Celaro and VStation Systems
- TransEDA’s VN-Cover Emulator Now Available for the Quickturn Palladium Design Verification System
- TransEDA Introduces VN-Cover Simulation Farm Bundle for Faster Design Verification at 80 Percent Savings
- TransEDA to demo VN-Cover and VN-Check at EDA Front-to-Back conference, November 13-15 <!-- verification -->
- TransEDA Expands the Value of Coverage with New VN-Spec Specification Coverage Tool
Breaking News
- Crypto Quantique publishes independent cetome analysis on streamlining CRA compliance with the QuarkLink security platform
- DVB-S2X Wideband LDPC/ BCH Encoder FEC IP Core Available For Licensing and Integration From Global IP Core
- Alphawave Semi Delivers Foundational AI Platform IP for Scale-Up and Scale-Out Networks
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
Most Popular
- BrainChip Gives the Edge to Search and Rescue Operations
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- ASML targeted in latest round of US tariffs
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |